Rev. D
|
Page 8 of 48
|
May 2012
from a receive register, or the DMA controller can perform
DMA transfers through four (two transmit and two receive)
dedicated link port DMA channels.
Each link port direction has three signals that control its opera-
tion. For the transmitter, LxCLKOUT is the output transmit
clock, LxACKI is the handshake input to control the data flow,
and the LxBCMPO output indicates that the block transfer is
complete. For the receiver, LxCLKIN is the input receive clock,
LxACKO is the handshake output to control the data flow, and
the LxBCMPI input indicates that the block transfer is com-
plete. The LxDATO3–0 pins are the data output bus for the
transmitter, and the LxDATI3–0 pins are the input data bus for
the receiver.
Applications can program separate error detection mechanisms
for transmit and receive operations (applications can use the
checksum mechanism to implement consecutive link port
transfers), the size of data packets, and the speed at which bytes
are transmitted.
TIMER AND GENERAL-PURPOSE I/O
The ADSP-TS203S processor has a timer pin (TMR0E) that
generates output when a programmed timer counter has
expired, and four programmable general-purpose I/O pins
(FLAG3–0) that can function as either single-bit input or out-
put. As outputs, these pins can signal peripheral devices; as
inputs, they can provide the test for conditional branching.
RESET AND BOOTING
The processor has three levels of reset:
Power-up reset – after power-up of the system (SCLK, all
static inputs, and strap pins are stable), the RST_IN pin
must be asserted (low).
Normal reset – for any chip reset following the power-up
reset, the RST_IN pin must be asserted (low).
Processor-core reset – when setting the SWRST bit in
EMUCTL, the processor core is reset, but not the external
port or I/O.
For normal operations, tie the RST_OUT pin to the
POR_IN pin.
After reset, the processor has four boot options for beginning
operation:
Boot from EPROM.
Boot by an external master (host or another ADSP-TS203S
processor).
Boot by link port.
No boot—start running from memory address selected
with one of the IRQ3–0 interrupt signals. See
Table 2.Using the this option, the processor must start running
from memory when one of the interrupts is asserted.
The processor core always exits from reset in the idle state and
waits for an interrupt. Some of the interrupts in the interrupt
vector table are initialized and enabled after reset.
For more information on boot options, see the EE-200:
ADSP-TS20x TigerSHARC Processor Boot Loader Kernels Oper-
CLOCK DOMAINS
The processor uses calculated ratios of the SCLK clock to oper-
ate, as shown in
Figure 3. The instruction execution rate is equal
to CCLK. A PLL from SCLK generates CCLK which is phase-
locked. The SCLKRATx pins define the clock multiplication of
generated from CCLK via a software programmable divisor, and
the SOC bus operates at 1/2 CCLK. Memory transfers to exter-
nal and link port buffers operate at the SOCCLK rate. SCLK also
provides clock input for the external bus interface and defines
the ac specification reference for the external bus signals. The
external bus interface runs at the SCLK frequency. The maxi-
mum SCLK frequency is one quarter the internal processor
clock (CCLK) frequency.
FILTERING REFERENCE VOLTAGE AND CLOCKS
and SCLK_VREF. These circuits provide the reference voltages
for the switching voltage reference and system clock reference.
Table 2. No Boot, Run from Memory Addresses
Interrupt
Address
IRQ0
0x3000 0000 (External Memory)
IRQ1
0x3800 0000 (External Memory)
IRQ2
0x8000 0000 (External Memory)
IRQ3
0x0000 0000 (Internal Memory)
Figure 3. Clock Domains
Figure 4. VREF Filtering Scheme
SCLKRATx
SCLK
SPD BITS,
LCTLx REGISTER
PLL
/2
/CR
CCLK
(INSTRUCTION RATE)
SOCCLK
(PERIPHERAL BUS RATE)
LxCLKOUT
(LINK OUTPUT RATE)
EXTERNAL INTERFACE
VDD_IO
VSS
VREF
R1
R2
C1
C2