参数资料
| 型号： | AFE7222IRGCT |
| 厂商： | Texas Instruments |
| 文件页数： | 26/106页 |
| 文件大小： | 0K |
| 描述： | IC AFE 12BIT 65/130MSPS 64VQFN |
| 标准包装： | 1 |
| 位数： | 12 |
| 通道数： | 4 |
| 功率（瓦特）： | 610mW |
| 电压 - 电源，模拟： | 2.85 V ~ 3.6 V |
| 电压 - 电源，数字： | 1.7 V ~ 1.9 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-VQFN 裸露焊盘（9x9） |
| 包装： | 标准包装 |
| 其它名称： | 296-30113-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
Register Name – CONFIG8 – Address 0x10D, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_GLOBAL_SER_
TX_QMC_GAIN_PH_
TX_QMC_OFF_
TX_DIV_SER_
TX_CMIX_SER_
TX_FIFO_SER_
IF_SYNC
SER_IF_SYNC
IF_SYNC
TX_FIFO_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX FIFO. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_FIFO_SYNC_DIS
is
cleared,
and
TX_FIFO_SYNC_SRC specifies serial interface bit to be the sync source for the FIFO.
TX_CMIX_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX CMIX. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_CMIX_SYNC_DIS
is
cleared,
and
TX_CMIX_SYNC_SRC specifies serial interface bit to be the sync source for the TX CMIX.
TX_DIV_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX Divider. This is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_DIV_SYNC_DIS
is
cleared,
and
TX_DIV_SYNC_SRC specifies serial interface bit to be the sync source for the TX Divider.
TX_QMC_OFF_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX QMC Offset
correction block. This is applicable when TX_GLOBAL_SYNC_DIS is set, and TX_QMC_OFF_SYNC_DIS
is cleared, and TX_QMC_OFF_SYNC_SRC specifies serial interface bit to be the sync source for the TX
QMC Offset correction.
TX_QMC_GAIN_PH_SER_IF_SYNC – A rising edge on this bit is used as the sync source for TX QMC
Gain
Phase
correction
block.
This
is
applicable
when
TX_GLOBAL_SYNC_DIS
is
set,
and
TX_QMC_GAIN_PH_SYNC_DIS is cleared, and TX_QMC_GAIN_PH_SYNC_SRC specifies serial
interface bit to be the sync source for the TX QMC Gain Phase correction.
TX_GLOBAL_SER_IF_SYNC – A rising edge on this is used as the sync source for TX. This is applicable
when TX_GLOBAL_SYNC_DIS is cleared, and TX_GLOBAL_SYNC_SRC(1:0) specifies serial interface
bit to be the sync source for TX.
Register Name – CONFIG9 – Address 0x10E, Default = 0x00
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_QMC_CORR_
TX_QMC_OFFSET_
TX_QMC_GAIN_PH_
TX_QMC_OFF_
ENA
SYNC_NEEDED
TX_QMC_OFF_SYNC_NEEDED – Specifies if syncing is needed for TX QMC Offset Correction . If set,
QMC Offset values programmed in the serial interface registers are not applied to the QMC Offset
correction block until a sync is applied.
TX_QMC_GAIN_PH_SYNC_NEEDED – Specifies if syncing is needed for TX QMC Gain Phase
Correction. If set, QMC gain and Phase values programmed into the serial interface registers are not
applied to the QMC Gain Phase correction block until a sync is applied.
TX_QMC_OFFSET_ENA – Enables TX QMC Offset Correction. Common for both channels.
TX_QMC_CORR_ENA – Enable TX QMC Gain Phase Correction. Common for both channels. Note that
by
default,
the
TX_QMC_GAINA(2:0)
and
TX_QMC_GAINB(2:0)
are
set
to
0.
So
when
TX_QMC_CORR_ENA is written, the output goes to zero until the time TX_QMC_GAINA(2:0) and
TX_QMC_GAINB(2:0) are written to the desired value.
Register Name – CONFIG10 – Address 0x10F Default = 0x00 (Optionally Synced)
<7>
<6>
<5>
<4>
<3>
<2>
<1>
<0>
TX_QMC_OFFSETA(12:5)
TX_QMC_OFFSETA(12:5) – Upper 8 bits of DAC A Offset Correction . The lower 5 bits are in CONFIG11
Register. Offset is a signed value (2s complement).
26
REGISTER DESCRIPTIONS
Copyright 2011–2012, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| ALD2502PBL | IC TIMER CMOS DUAL HS 14PDIP |
| ALD4501PEL | IC TIMER PREC CMOS QUAD 20PDIP |
| ALD500AUSWCL | IC ADC 18BIT DUAL 16WSOIC |
| ALD500RAU-10SEL | IC ADC 18BIT 20SOIC |
| ALD555PAL | IC TIMER PREC CMOS SGL HS 8PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AFE7225 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射频开发工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| AFE7225IRGC25 | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCR | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCT | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
发布紧急采购，3分钟左右您将得到回复。