参数资料
| 型号： | AFE7222IRGCT |
| 厂商： | Texas Instruments |
| 文件页数： | 84/106页 |
| 文件大小： | 0K |
| 描述： | IC AFE 12BIT 65/130MSPS 64VQFN |
| 标准包装： | 1 |
| 位数： | 12 |
| 通道数： | 4 |
| 功率（瓦特）： | 610mW |
| 电压 - 电源，模拟： | 2.85 V ~ 3.6 V |
| 电压 - 电源，数字： | 1.7 V ~ 1.9 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-VQFN 裸露焊盘（9x9） |
| 包装： | 标准包装 |
| 其它名称： | 296-30113-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页当前第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
S
13
QMC_OFFSETA
A Data In
S
13
QMC_OFFSETB
B Data In
A Data Out
B Data Out
12
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
9.16 DIGITAL OFFSET CONTROL
Registers QMC_OFFSETA(12:0) and QMC_OFFSETB(12:0) control the A and B path offsets and are 13-
bit values with a range of -4096 to 4095. The offset adjustment value is got by dividing the register value
by 16, so the range of the offset adjustment is ±256 LSB. The DAC offset value adds a digital offset to the
digital data before digital-to-analog conversion. The data and offset values are LSB aligned.
Figure 9-13. Digital Offset Block Diagram
9.17 SYNCHRONIZING MULTIPLE CHIPS
The AFE722x has a SYNC pin that can be used to synchronize multiple chips. When such synchronization
is not required, the SYNC pin can be tied to ground (or in the case of differential SYNC input, tie
SYNCINP to logic low and SYNCINN to logic high).
On the transmit side, several blocks need to be synchronized. These include the clock divider, FIFO read
and write pointersm, coarse mixer mixing phase, NCO phase, power meter, QMC gain/ phase correction
block. Note however that all these blocks can function even without synchronization.
The simplest way to synchronize all blocks is using the global synchronizing mode, which is enabled by
default. The synchronization source, by default, is the SYNC pin. A rising edge on the SYNC pin will
cause all blocks to be synced in an order that is internally controlled. The synchronization source can also
be set to a serial interface bit (TX_GLOBAL_SYNC_SRC and RX_GLOBAL_SYNC_SRC). When using
the serial interface bit, a 0-1 transition on the register bit triggers syncing.
In most cases, global synchronizing mode is sufficient. However, each block can be independently
synchronized
by
disabling
the
global
synchronization
modes
(TX_GLOBAL_SYNC_DIS
and
RX_GLOBAL_SYNC_DIS) and enabling the block-specific synchronization register controls. The block-
specific synchronization can also be done either using the SYNC pin or using 0-1 transitions on specific
register bits.
For some blocks, there is an option to specify whether or not syncing is neede. An example is the QMC
offset register control. When syncing is specified as not needed, the values in the QMC offset register are
applied as soon as they are written into. However when syncing is specified as needed, the values written
into this register are applied to the block only when a valid SYNC pulse is applied.
When applying block specific syncing, it is recommended that the following order be followed:
1. Synchronize the clock divider first
2. Synchronize the FIFO next
3. Synchronize all other other blocks next in no specific order
The effect on synchronizing on various blocks is listed below:
FIFO – the write pointer is reset to zero and the read pointer is reset to 4.
QMC offset correction – The QMC offset correction values programmed into the serial interface
registers are loaded into the block
QMC Gain/ Phase correction block – The gain and phase correction values programmed into the
serial interface registers are loaded into the block
Copyright 2011–2012, Texas Instruments Incorporated
APPLICATION INFORMATION
79
相关PDF资料 |
PDF描述 |
|---|---|
| ALD2502PBL | IC TIMER CMOS DUAL HS 14PDIP |
| ALD4501PEL | IC TIMER PREC CMOS QUAD 20PDIP |
| ALD500AUSWCL | IC ADC 18BIT DUAL 16WSOIC |
| ALD500RAU-10SEL | IC ADC 18BIT 20SOIC |
| ALD555PAL | IC TIMER PREC CMOS SGL HS 8PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AFE7225 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射频开发工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| AFE7225IRGC25 | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCR | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCT | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
发布紧急采购，3分钟左右您将得到回复。