参数资料
| 型号： | AFE7222IRGCT |
| 厂商： | Texas Instruments |
| 文件页数： | 75/106页 |
| 文件大小： | 0K |
| 描述： | IC AFE 12BIT 65/130MSPS 64VQFN |
| 标准包装： | 1 |
| 位数： | 12 |
| 通道数： | 4 |
| 功率（瓦特）： | 610mW |
| 电压 - 电源，模拟： | 2.85 V ~ 3.6 V |
| 电压 - 电源，数字： | 1.7 V ~ 1.9 V |
| 封装/外壳： | 64-VFQFN 裸露焊盘 |
| 供应商设备封装： | 64-VQFN 裸露焊盘（9x9） |
| 包装： | 标准包装 |
| 其它名称： | 296-30113-6 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
INP_A_ADC
12b
RX ADC B
12b
RX ADC A
INN_A_ADC
INP_B_ADC
INN_B_ADC
C
o
a
rs
e
M
ix
e
r
(C
M
IX
)
RX RMS /
Peak
Power Meter
Q
M
C
G
a
in
/
P
h
a
s
e
SYNC
/2
H
B
F
D
e
c
im
a
ti
o
n
Q
M
C
O
ff
s
e
t
SYNC
RX Output A
F
in
e
M
ix
e
r
(F
M
IX
)
NCO
SYNC
RX Output B
SLOS711B – NOVEMBER 2011 – REVISED MARCH 2012
9
APPLICATION INFORMATION
9.1
DEVICE DESCRIPTION
The AFE7225/7222 is designed to offer small footprint, high performance, low power and flexibility in
applications that require half or full duplex software defined radios. The receive path consists of dual 12-bit
125MSPS ADCs, a digital quadrature modulation correction block, FCLK/4 digital frequency shifter and /2
decimation filter. The transmit path consists of dual 12-bit 250MSPS DACs, a digital quadrature
modulation correction block, FCLK /4 digital frequency shifter, and x2/x4 interpolation filters as well as a
FIFO. A peak/rms power meter is available to the receive path. Fine Mixers with NCOs are available for
both receive and transmit path. These NCOs can be programmed independently. The primary digital
interface is selectable as either interleaved parallel CMOS or serialized LVDS. Device control is provided
via SPI (serial peripheral interface).
An auxiliary 12-bit 100kSPS ADC with two single-ended voltage inputs via a multiplexer is provided for
voltage monitoring. A dual auxiliary 12-bit 2MSPS single-ended current source output DAC is available for
control and/or board calibration. Most blocks can be independently powered on/off as needed to save
power. All of this capability is available in a small 9mm x 9mm 64-pin QFN package.
9.2
RECEIVER SIGNAL CHAIN
Figure 9-1. Signal Chain
9.3
RECEIVE ADC
The dual receive ADCs are created using a pipeline architecture and are powered from a 1.8V analog
supply (AVDD18_ADC). The common-mode of the differential inputs is 0.95V. A VCM pin is provided
which outputs the common-mode voltage for use in setting up the proper input level. If the VCM pin
cannot be used in your application, ensure that the analog inputs are centered at 0.95V. The full scale
range of the inputs is 2.0Vpp differential, or 0.95 ± 0.5V on both INN and INP pins.
The receive ADCs are capable of under-sampling intermediate frequencies (IF) at high frequency. The
3dB full power input bandwidth (FPBW) is approximately 550MHz. Good distortion and noise is maintained
to ~230MHz. The dual ADCs can be used to capture complex I/Q inputs from a quadrature demodulator,
or two independent IFs or used in a diversity configuration. In order to obey the Nyquist-Shannon
sampling theorem, ensure that the bandwidth to be sampled does not exceed FADCCLK/2. An external
anti-aliasing filter is recommended that confines the analog input energy to a single Nyquist band (multiple
of FADCCLK/2) to avoid unwanted aliasing and reduced overall performance.
9.4
RECEIVE DECIMATION FILTER
The user has the option of a decimation filter in the receive data path. The decimation filter can be used to
reduce the ADC data sample rate by half. The extra sampling bandwidth could be used for processing
gain and to ease the roll-off requirements of an external anti-aliasing filter. The decimation filter is a 43 tap
half-band filter. The transition band is from 0.38 to 0.62 of FADCCLK/4, and the stop band attenuation is
greater than 80dB. The pass-band ripple is less than 0.1dB. Coefficients 1 to 22 are listed. Coefficients 23
to 43 are the same as those from 22 to 1.
70
APPLICATION INFORMATION
Copyright 2011–2012, Texas Instruments Incorporated
相关PDF资料 |
PDF描述 |
|---|---|
| ALD2502PBL | IC TIMER CMOS DUAL HS 14PDIP |
| ALD4501PEL | IC TIMER PREC CMOS QUAD 20PDIP |
| ALD500AUSWCL | IC ADC 18BIT DUAL 16WSOIC |
| ALD500RAU-10SEL | IC ADC 18BIT 20SOIC |
| ALD555PAL | IC TIMER PREC CMOS SGL HS 8PDIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AFE7225 | 制造商:TI 制造商全称:Texas Instruments 功能描述:Analog Front End Wideband Mixed-Signal Transceiver |
| AFE7225EVM | 功能描述:射频开发工具 AFE7225 Eval Mod RoHS:否 制造商:Taiyo Yuden 产品:Wireless Modules 类型:Wireless Audio 工具用于评估:WYSAAVDX7 频率: 工作电源电压:3.4 V to 5.5 V |
| AFE7225IRGC25 | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCR | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
| AFE7225IRGCT | 功能描述:射频前端 Dual 12B,125MSPS ADC RoHS:否 制造商:Skyworks Solutions, Inc. 类型: 工作频率:2.4 GHz, 5 GHz 最大数据速率:54 Mbps 噪声系数: 工作电源电压:3.3 V 电源电流:180 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-32 |
发布紧急采购，3分钟左右您将得到回复。