参数资料
型号: CP2201-GM
厂商: Silicon Laboratories Inc
文件页数: 42/108页
文件大小: 0K
描述: IC ETH CTRLR SNGL-CHIP 28QFN
标准包装: 73
控制器类型: 以太网控制器,MAC/10Base-T
接口: 并行/串行
电源电压: 3.1 V ~ 3.6 V
电流 - 电源: 75mA
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-VFQFN 裸露焊盘
供应商设备封装: 28-QFN(5x5)
包装: 管件
产品目录页面: 627 (CN2011-ZH PDF)
配用: 336-1326-ND - KIT REF DESIGN PWR OVER ETHERNET
336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR
其它名称: 336-1313
CP2200/1
Rev. 1.0
39
9.2. Power-fail
When a power-down transition or power irregularity causes VDD to drop below VRST, the power supply monitor will
drive the /RST pin low and return the CP2200/1 to the reset state. When VDD returns to a level above VRST, the
CP2200/1 will be released from the reset state as shown in Figure 14.
The power supply monitor circuit (VDD Monitor) is enabled and selected as a reset source by hardware following
every power-on reset. To prevent the device from being held in reset when VDD drops below VRST, the VDD Monitor
may be deselected as a reset source (see RSTEN on page 42) and disabled (see VDMCN on page 39). It is
recommended to leave the VDD Monitor enabled and selected as a reset source at all times.
Register 11. VDMCN: VDD Monitor Control Register
9.3. Oscillator-Fail Reset
If the system clock derived from the oscillator fails for any reason after oscillator initialization is complete, the reset
circuitry will drive the /RST pin low and return the CP2200/1 to the reset state. The CP2200/1 will remain in the
reset state for approximately 1 ms then exit the reset state in the same manner as that for the power-on reset.
9.4. External Pin Reset
The external /RST pin provides a means for external circuitry to force the CP2200/1 into a reset state. Asserting the
/RST pin low will cause the CP2200/1 to enter the reset state. It is recommended to provide an external pull-up
and/or decoupling capacitor of the /RST pin to avoid erroneous noise-induced resets. The CP2200/1 will exit the
reset state approximately 4 s after a logic high is detected on /RST.
Bit 7:
VDMEN: VDD Monitor Enable
This bit can be used to disable or enable the VDD Monitor Circuit. Note: The VDD Monitor circuit is
enabled and selected as a reset source following every power-on reset. If the VDD Monitor is
disabled and then reenabled during device operation, it must be allowed to stabilize before it is
selected as a reset source. Selecting the VDD Monitor as a reset source before it has stabilized will
generate a system reset. See Table 13 on page 42 for the minimum VDD Monitor turn-on time.
0: VDD Monitor Disabled.
1: VDD Monitor Enabled.
Bit6:
VDDSTAT: VDD Status
This bit indicates the current power supply status (VDD Monitor output).
0: VDD voltage is at or below the VDD Monitor threshold.
1: VDD voltage is above the VDD Monitor threshold.
Bits 5–0: RESERVED. Read = varies; Write = don’t care.
R/W
R
RRR
RR
Reset Value
VDMEN
VDDSTAT Reserved Reserved Reserved Reserved Reserved Reserved 00000000
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
Address:
0x13
相关PDF资料
PDF描述
PIC12C509A-04I/MF IC MCU OTP 1KX12 8DFN
VNC2-64L1B-REEL IC USB HOST/DEVICE CTRL 64-LQFP
PIC12CE518T-04/SN IC MCU OTP 512X12 W/EE 8SOIC
GRM219R71E563KA01D CAP CER 0.056UF 25V 10% X7R 0805
PIC16LF723T-I/SO IC PIC MCU FLASH 7KB 28-SOIC
相关代理商/技术参数
参数描述
CP2201-GMR 功能描述:以太网 IC Ethernet Controller RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray
CP-220-K 制造商:PREMO 制造商全称:PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use
CP221 制造商:CENTRAL 制造商全称:Central Semiconductor Corp 功能描述:Small Signal Transistor
CP-221 1 1/2"BL 100' 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件状态:过期 类型:套管,弹性 收缩率:2 至 1 长度:100'(30.48m) 内径(出厂):1.500"(38.1mm) 内径 - 恢复后:0.752"(19.1mm) 恢复后的壁厚:0.040"(1.02mm) 材料:聚烯烃(PO) 特性:自熄灭 颜色:黑 工作温度:-55°C ~ 135°C 收缩温度:121°C 标准包装:1
CP-221 1 1/2"BL 100' 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 25' BLK