- 您现在的位置：买卖IC网 > PDF目录11590 > CP2201-GM (Silicon Laboratories Inc)IC ETH CTRLR SNGL-CHIP 28QFN PDF资料下载
参数资料
| 型号： | CP2201-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 80/108页 |
| 文件大小： | 0K |
| 描述： | IC ETH CTRLR SNGL-CHIP 28QFN |
| 标准包装： | 73 |
| 控制器类型： | 以太网控制器，MAC/10Base-T |
| 接口： | 并行/串行 |
| 电源电压： | 3.1 V ~ 3.6 V |
| 电流 - 电源： | 75mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-VFQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（5x5） |
| 包装： | 管件 |
| 产品目录页面： | 627 (CN2011-ZH PDF) |
| 配用： | 336-1326-ND - KIT REF DESIGN PWR OVER ETHERNET 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR |
| 其它名称： | 336-1313 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
CP2200/1
Rev. 1.0
73
13. Flash Memory
The CP2200/1 has 8 kB of on-chip non-volatile Flash memory fully accessible by the host processor. The last six
bytes of this memory space (addresses 0x1FFA to 0x1FFF) are factory preprogrammed and contain a unique 48-
bit MAC Address (Individual Address) registered with the IEEE Registration Authority. The most significant byte of
the MAC address is at 0x1FFA, and the least significant byte is at 0x1FFF. The last page of Flash containing the
MAC address is erasable, and the user should exercise caution to prevent erasing the MAC Address.
13.1. Programming the Flash Memory
The Flash memory can be programmed one byte at a time through the parallel host interface. Once cleared to a
logic 0, a Flash bit must be erased to set it back to logic 1. A Flash bit may always be changed from logic 1 to
logic 0, as long as Flash bytes are only written once between erase cycles. Flash erase operations erase an entire
512 byte sector at a time. Flash write and erase operations are automatically timed by hardware and do not affect
the parallel host interface. After initiating a Flash write or erase operation, the host CPU can continue to access the
CP2200/1 through the parallel host interface while the Flash operation is taking place. The host is notified with an
interrupt request when the Flash write or erase operation is complete. Refer to Table 18 for complete Flash
memory electrical characteristics including typical write and erase cycle times.
The Flash memory can be written and erased using the FLASHADDRH:FLASHADDRL, FLASHDATA, and
FLASHERASE registers. Once a Flash operation is initiated, the status can be monitored using the FLASHSTA
register, or the host can wait for notification by the interrupt signal.
13.1.1. Flash Lock and Key Protection
The Flash memory is protected from errant write and erase operations by a lock and key function. Flash reads are
unrestricted. The Flash Lock and Key Register (FLASHKEY) must be written with the correct key codes, in
sequence, before each Flash write or erase operation. If a Flash write or erase operation is attempted without first
writing the correct key codes to the FLASHKEY register, Flash cannot be written or erased until the next reset.
After programming Flash, the CP2200/1 should be reset in order to protect the device from errant Flash operations.
The key codes for unlocking the CP2200/1 are 0xA5 and 0xF1. These codes must be written in sequence to the
FLASHKEY register prior to each Flash write or erase operation. Note: To ensure the integrity of Flash
contents, the on-chip VDD Monitor should not be disabled while the Flash memory is unlocked.
13.1.2. Flash Erase Procedure
Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.
Step 2: Set FLASHADDRH:FLASHADDRL to any address within the 512-byte page to be erased.
Step 3: Write the value 0x01 to FLASHERASE.
Step 4: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase
Completed interrupt can also be use to determine when the operation completes.
13.1.3. Flash Write Procedure
Step 1: Write 0xA5 followed by 0xF1 to FLASHKEY.
Step 2: If the byte to be written is not 0xFF, then erase the page containing the byte.
Step 3: Set FLASHADDRH:FLASHADDRL to the address of the byte to be written.
Step 4: Write the value to be written to the FLASHDATA register.
Step 5: Check FLASHSTA to determine when the Flash operation is complete. The Flash Write/Erase
Completed interrupt can also be used to determine when the operation is complete.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC12C509A-04I/MF | IC MCU OTP 1KX12 8DFN |
| VNC2-64L1B-REEL | IC USB HOST/DEVICE CTRL 64-LQFP |
| PIC12CE518T-04/SN | IC MCU OTP 512X12 W/EE 8SOIC |
| GRM219R71E563KA01D | CAP CER 0.056UF 25V 10% X7R 0805 |
| PIC16LF723T-I/SO | IC PIC MCU FLASH 7KB 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CP2201-GMR | 功能描述:以太网 IC Ethernet Controller RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| CP-220-K | 制造商:PREMO 制造商全称:PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use |
| CP221 | 制造商:CENTRAL 制造商全称:Central Semiconductor Corp 功能描述:Small Signal Transistor |
| CP-221 1 1/2"BL 100' | 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件状态:过期 类型:套管，弹性 收缩率:2 至 1 长度:100'（30.48m） 内径（出厂）:1.500"（38.1mm） 内径 - 恢复后:0.752"（19.1mm） 恢复后的壁厚:0.040"（1.02mm） 材料:聚烯烃（PO） 特性:自熄灭 颜色:黑 工作温度:-55°C ~ 135°C 收缩温度:121°C 标准包装:1 |
| CP-221 1 1/2"BL 100' | 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 25' BLK |
发布紧急采购，3分钟左右您将得到回复。