- 您现在的位置：买卖IC网 > PDF目录11590 > CP2201-GM (Silicon Laboratories Inc)IC ETH CTRLR SNGL-CHIP 28QFN PDF资料下载
参数资料
| 型号： | CP2201-GM |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 72/108页 |
| 文件大小： | 0K |
| 描述： | IC ETH CTRLR SNGL-CHIP 28QFN |
| 标准包装： | 73 |
| 控制器类型： | 以太网控制器，MAC/10Base-T |
| 接口： | 并行/串行 |
| 电源电压： | 3.1 V ~ 3.6 V |
| 电流 - 电源： | 75mA |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-VFQFN 裸露焊盘 |
| 供应商设备封装： | 28-QFN（5x5） |
| 包装： | 管件 |
| 产品目录页面： | 627 (CN2011-ZH PDF) |
| 配用： | 336-1326-ND - KIT REF DESIGN PWR OVER ETHERNET 336-1316-ND - KIT EVAL FOR CP2201 ETH CTRLR |
| 其它名称： | 336-1313 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页当前第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页
CP2200/1
66
Rev. 1.0
12.6. Advanced Receive Buffer Operation
Receive buffer operation is automatically handled by hardware and does not require any assistance from the host
processor. Note: The information in this section is provided for reference purposes only and will typically
not be used except when debugging a problem and additional control over the receive buffer is required.
Figure 18 shows a detailed block diagram of the receive buffer. As packets arrive and pass through the receive
filter, they are added to the circular receive buffer at the address pointed to by the tail pointer. The FIFO tail pointer
is incremented after each byte is received. As soon as a new packet arrives, the receive buffer controller searches
for an unused TLB slot to store data about the received packet. If an unused TLB slot is found, it is claimed and
assigned to the packet currently being received by setting the slot’s valid bit to ‘1’. A Packet Received interrupt will
be generated after the entire packet is copied to the buffer. If all 8 slots are full (valid bits for all slots are set to ‘1’),
then the packet will be dropped and a Receive FIFO Full interrupt will be generated.
Each TLB slot holds information about its assigned packet such as starting address in the buffer, length, and
information about the packet such as the type (broadcast, multicast, unicast) and any errors that occurred during
reception (CRC error, incomplete packet, etc.). The receive buffer controller rotates through the TLB slots in a
circular fashion. For debugging purposes, the host processor may access any TLB slot using the TLB registers
listed in Table 17.
Figure 18. Receive Buffer Block Diagram
The oldest packet received starts at the address pointed to by the FIFO head pointer. This packet (packet #1 in
Figure 18) will be referred to as the current packet. The FIFO head pointer is used by the AutoRead interface to
read data from the current packet. As data is read using the AutoRead interface, the FIFO head pointer is
incremented until the entire packet is read out. Once the packet is read out, the host processor must clear the valid
bit of the packet by writing a ‘1’ to RXCLRV (RXCN.2). If the host processor chooses not to read the entire packet,
the valid bit should be cleared (and unread data skipped) by writing a ‘1’ to RXSKIP (RXCN.1).
A copy of the TLB slot associated with the current packet is always available by reading the CTLB registers listed in
Table 16. The same information can be obtained by reading CPTLB to determine the current TLB slot, then directly
accessing the slot using the registers in Table 17.
0
1
0
FIFO Head Pointer
FIFO Tail Pointer
Packet #1
Packet #2
Packet #3
4 KB
Receive
Buffer
TLB0
TLB1
TLB2
TLB3
TLB4
TLB5
TLB6
TLB7
Translation Look-aside Buffer
(8-entry circular or random access)
Current packet address,
length, and information.
Valid Bit
CPINFO/
CPLEN/
CPADDR
Copy of
Current TLB
CPTLB
Current TLB
Entry Number
(e.g. 0 for TLB0)
RXAUTORD
Autoread interface automatically manages read pointers. TLB Entries are typically not
accessed by the host.
相关PDF资料 |
PDF描述 |
|---|---|
| PIC12C509A-04I/MF | IC MCU OTP 1KX12 8DFN |
| VNC2-64L1B-REEL | IC USB HOST/DEVICE CTRL 64-LQFP |
| PIC12CE518T-04/SN | IC MCU OTP 512X12 W/EE 8SOIC |
| GRM219R71E563KA01D | CAP CER 0.056UF 25V 10% X7R 0805 |
| PIC16LF723T-I/SO | IC PIC MCU FLASH 7KB 28-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CP2201-GMR | 功能描述:以太网 IC Ethernet Controller RoHS:否 制造商:Micrel 产品:Ethernet Switches 收发器数量:2 数据速率:10 Mb/s, 100 Mb/s 电源电压-最大:1.25 V, 3.45 V 电源电压-最小:1.15 V, 3.15 V 最大工作温度:+ 85 C 封装 / 箱体:QFN-64 封装:Tray |
| CP-220-K | 制造商:PREMO 制造商全称:PREMO CORPORATION S.L 功能描述:Coils and Chokes for general use |
| CP221 | 制造商:CENTRAL 制造商全称:Central Semiconductor Corp 功能描述:Small Signal Transistor |
| CP-221 1 1/2"BL 100' | 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3m 系列:CP-221 零件状态:过期 类型:套管，弹性 收缩率:2 至 1 长度:100'（30.48m） 内径（出厂）:1.500"（38.1mm） 内径 - 恢复后:0.752"（19.1mm） 恢复后的壁厚:0.040"（1.02mm） 材料:聚烯烃（PO） 特性:自熄灭 颜色:黑 工作温度:-55°C ~ 135°C 收缩温度:121°C 标准包装:1 |
| CP-221 1 1/2"BL 100' | 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 100'BLK 制造商:3M Electronic Products Division 功能描述:HEATSHRNK CP221 1-1/2" X 25' BLK |
发布紧急采购，3分钟左右您将得到回复。