参数资料
| 型号： | DS2154LNA2+ |
| 厂商： | Maxim Integrated Products |
| 文件页数： | 88/124页 |
| 文件大小： | 0K |
| 描述： | IC TXRX E1 5V 100-LQFP |
| 产品培训模块： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 标准包装： | 90 |
| 类型： | 收发器 |
| 驱动器/接收器数： | 1/1 |
| 规程： | E1 |
| 电源电压： | 4.75 V ~ 5.25 V |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 100-LQFP |
| 供应商设备封装： | 100-LQFP（14x14） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页当前第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页
DS21354/DS21554 3.3V/5V E1 Single-Chip Transceivers
66 of 124
13.
ADDITIONAL (Sa) AND INTERNATIONAL (Si) BIT OPERATION
The DS21354/DS21554 provide for access to both the Sa and the Si bits through three different methods.
The first method is accomplished via a hardware scheme using the RLINK/RLCLK and TLINK/TLCLK
pins (see Section 13.1). The second method involves using the internal RAF/RNAF and TAF/TNAF
registers (see Section 13.2). The third method, which is covered in Section 13.3, involves an expanded
version of the second method, and is one of the features added to the DS2154/354/554 from the original
DS2153 definition.
13.1.
Hardware Scheme
On the receive side, all the received data is reported at the RLINK pin. Via RCR2, the user can control
the RLCLK pin to pulse during any combination of Sa bits. This allows the user to create a clock that can
be used to capture the needed Sa bits. If RSYNC is programmed to output a frame boundary, it will
identify the Si bits. See Section 18.1 for detailed timing.
On the transmit side, the individual Sa bits can be either sourced from the internal TNAF register (see
Section 13.2 for details) or from the external TLINK pin. Via TCR2, the framer can be programmed to
source any combination of the additional bits from the TLINK pin. If the user wishes to pass the Sa bits
through the framer without them being altered, then the device should be set up to source all five Sa bits
via the TLINK pin and the TLINK pin should be tied to the TSER pin. Si bits can be inserted through the
TSER pin via the clearing of the TCR1.3 bit. Please see the timing diagrams and the transmit data flow
diagram in Section 18.2 for examples.
13.2.
Internal Register Scheme Based On Double Frame
On the receive side, the RAF and RNAF registers always report the data as it received in the Additional
and International bit locations. The RAF and RNAF registers are updated with the setting of the Receive
Align Frame bit in Status Register 2 (SR2.6). The host can use the SR2.6 bit to know when to read the
RAF and RNAF registers. It has 250
ms to retrieve the data before it is lost.
On the transmit side, data is sampled from the TAF and TNAF registers with the setting of the Transmit
Align Frame bit in Status Register 2 (SR2.3). The host can use the SR2.3 bit to know when to update the
TAF and TNAF registers. It has 250
ms to update the data or else the old data will be retransmitted. Data
in the Si bit position will be overwritten if either the framer is programmed: (1) to source the Si bits from
the TSER pin, (2) in the CRC4 mode, or (3) has automatic E-bit insertion enabled. Data in the Sa bit
position is overwritten if any of the TCR2.3 to TCR2.7 bits are set to one (see Section 13.1 for details).
Please see the register descriptions for TCR1 and TCR2 and Figure 18-15 for more details.
相关PDF资料 |
PDF描述 |
|---|---|
| DS2154L | IC TXRX E1 1CHIP 5V ENH 100-LQFP |
| DS2155LN | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2156LN+ | IC TXRX T1/E1/J1 1-CHIP 100-LQFP |
| DS2172T/T&R | IC TESTER BIT ERROR RATE 32-TQFP |
| DS2174QN+ | IC BERT ENHANCED 44-PLCC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| DS2154LNA2+ | 功能描述:网络控制器与处理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2154LND2 | 功能描述:网络控制器与处理器 IC RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| DS2154LND2+ | 制造商:Maxim Integrated Products 功能描述:ENHANCED E1 SCT LQFP REVD2 IND LF - Rail/Tube |
| DS2155 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:T1/E1/J1 Single-Chip Transceiver TDM/UTOPIA II Interface |
| DS2155_06 | 制造商:DALLAS 制造商全称:Dallas Semiconductor 功能描述:T1/E1/J1 Single-Chip Transceiver |
发布紧急采购，3分钟左右您将得到回复。