参数资料
型号: DS3131
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: Telecom IC:Other
英文描述: SPECIALTY TELECOM CIRCUIT, PBGA256
封装: 27 X 27 MM, PLASTIC, BGA-256
文件页数: 132/174页
文件大小: 1261K
代理商: DS3131
DS3131
60 of 174
Table 7-B. Receive Bit-Synchronous HDLC Packet Processing Outcomes
OUTCOME
CRITERIA
EOF/Normal Packet
Integral number of packets > min and < max is received and CRC is okay
EOF/Bad FCS
Integral number of packets > min and < max is received and CRC is bad
Abort Detected
Seven or more 1s in a row detected
EOF/Too Few Bytes
Less than the packet minimum is received (if detection enabled)
Too Many Bytes
Greater than the packet maximum is received (if detection enabled)
EOF/Bad Number of Bits
Not an integral number of bytes received
FIFO Overflow
Tried to write a byte into an already full FIFO
Note:
EOF = End of Frame, which means that this outcome is not determined until a closing flag is detected.
If any of the 40 receive HDLC channels detects an abort sequence, a FCS checksum error, or if the
packet length was incorrect, then the appropriate status bit in the status register for DMA (SDMA) is set.
If enabled, the setting of any of these statuses can cause a hardware interrupt to occur. See Section 5.3.2
for details about the operation of these status bits.
Table 7-C. Receive Bit-Synchronous HDLC Functions
Zero Destuff
This operation is disabled if the channel is set to transparent mode.
Flag Detection and Byte
Alignment
Okay to have two packets separated by only one flag or by two flags sharing 0. This
operation is disabled if the channel is set to transparent mode.
Octet Length Check
The maximum check is programmable up to 65,536 Bytes through the RHPL
register. The maximum check can be disabled through the ROLD control bit in the
RHCR register. The minimum and maximum counts include the FCS. An error is
also reported if a noninteger number of octets occur between flags.
CRC Check
Can be either set to CRC-16 or CRC-32 or none. The CRC can be passed through to
the PCI bus or not. The CRC check is disabled if the channel is set to transparent
mode.
Abort Detection
Checks for seven or more 1s in a row.
Invert Data
All data (including the flags and FCS) is inverted before HDLC processing. Also
available in the transparent mode.
Bit Flip
The first bit received becomes either the LSB (normal mode) or the MSB (telecom
mode) of the byte stored in the FIFO. Also available in the transparent mode.
Transparent Mode
If enabled, flag detection, zero destuffing, abort detection, length checking, and
FCS checking are disabled. Data is passed to the PCI bus on octet (byte) boundaries
in unchannelized operation.
相关PDF资料
PDF描述
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
DS3150T DATACOM, PCM TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
DS3131DK 功能描述:通信集成电路 - 若干 RoHS:否 制造商:Maxim Integrated 类型:Transport Devices 封装 / 箱体:TECSBGA-256 数据速率:100 Mbps 电源电压-最大:1.89 V, 3.465 V 电源电压-最小:1.71 V, 3.135 V 电源电流:50 mA, 225 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube
DS3134 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS-313PIN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel
DS31400 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter