参数资料
型号: DS3131
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: Telecom IC:Other
英文描述: SPECIALTY TELECOM CIRCUIT, PBGA256
封装: 27 X 27 MM, PLASTIC, BGA-256
文件页数: 133/174页
文件大小: 1261K
代理商: DS3131
DS3131
61 of 174
Table 7-D. Transmit Bit-Synchronous HDLC Functions
Zero Stuffing
Only used between opening and closing flags. Is disabled in between a closing flag
and an opening flag and for sending aborts and/or interfill data. Disabled if the
channel is set to the transparent mode.
Interfill Selection
Can be either 7Eh or FFh.
Flag Generation
A programmable number of flags (1 to 16) can be set between packets. Disabled if
the channel is set to the transparent mode.
CRC Generation
Can be either CRC-16 or CRC-32 or none. Disabled if the channel is set to
transparent mode.
Invert Data
All data (including the flags and FCS) is inverted after processing. Also available in
the transparent mode.
Bit Flip
The LSB (normal mode) of the byte from the FIFO becomes the first bit sent or the
MSB (telecom mode) becomes the first bit sent. Also available in the transparent
mode.
Transparent Mode
If enabled, flag generation, zero stuffing, and FCS generation is disabled.
Passes bytes from the PCI Bus to Layer 1 on octet (byte) boundaries.
Invert FCS
When enabled, it inverts all of the bits in the FCS (useful for HDLC testing).
7.3 Bit-Synchronous HDLC Register Description
Register Name:
RH[n]CR, where n= 0 to 39 (one for each port)
Register Description:
Receive HDLC Port [n] Control Register
Register Address:
See the Register Map in Section 4.5.
Bit #
7
6
5
4
3
2
1
0
Name
RABTD
RCS
RBF
RID
RCRC1
RCRC0
ROLD
RTRANS
Default
0
Bit #
15
14
13
12
11
10
9
8
Name
reserved
RPEN
RZDD
Default
0
Note:
Bits that are underlined are read-only; all other bits are read-write.
Bit 0/Receive Transparent Enable (RTRANS). When this bit is set low, the HDLC controller performs flag
delineation, zero destuffing, abort detection, octet length checking (if enabled via ROLD), and FCS checking (if
enabled via RCRC0/1). When this bit is set high, the HDLC controller does not perform flag delineation, zero
destuffing, and abort detection, octet length checking, or FCS checking. When in transparent mode, the device
must not be configured to write done-queue descriptors only at the end of a packet if it is desired that done-queue
descriptors be written; there is not an end of packet on the receive side in transparent mode by definition. For more
information about done-queue configuration, see Section 9.3.5: dword 1, Bit 1/Done Queue Select (DQS). Please
note that an end of packet does not occur on the receive side while in transparent mode.
0 = transparent mode disabled
1 = transparent mode enabled
相关PDF资料
PDF描述
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
DS3150T DATACOM, PCM TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
DS3131DK 功能描述:通信集成电路 - 若干 RoHS:否 制造商:Maxim Integrated 类型:Transport Devices 封装 / 箱体:TECSBGA-256 数据速率:100 Mbps 电源电压-最大:1.89 V, 3.465 V 电源电压-最小:1.71 V, 3.135 V 电源电流:50 mA, 225 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube
DS3134 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS-313PIN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel
DS31400 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter