收藏本站
参数资料
型号： DS3131
厂商： MAXIM INTEGRATED PRODUCTS INC
元件分类： Telecom IC:Other
英文描述： SPECIALTY TELECOM CIRCUIT, PBGA256
封装： 27 X 27 MM, PLASTIC, BGA-256
文件页数： 151/174页
文件大小： 1261K
代理商： DS3131
DS3131
78 of 174
Host Actions
The host typically handles the receive DMA as follows:
1) The host is always trying to make free data buffer space available and therefore tries to fill the free-
queue descriptor.
2) The host either polls, or is interrupted, when some incoming packet data is ready for processing.
3) The host then reads the done-queue descriptor circular queue to find out which channel has data
available, what the status is, and where the receive packet descriptor is located.
4) The host then reads the receive packet descriptor and begins processing the data.
5) The host then reads the next descriptor pointer in the link-listed chain and continues this process
until either a number (from 1 to 7) of descriptors have been processed or an end of packet has been
reached.
6) The host then checks the done-queue descriptor circular queue to see if any more data buffers are
ready for processing.
Figure 9-1. Receive DMA Operation
Free Data Buffer Address
00h
08h
10h
Free Queue Descriptors
(circular queue)
00h
04h
08h
Done Queue Descriptors
(circular queue)
Open Descriptor Space
Available for Use by the DMA
Data Buffer Address
Unused
Timestamp
CH #2
Status
0Ch
Free Data Buffer
(up to 4096 bytes)
Free Data Buffer
(up to 4096 bytes)
First Filled
Data Buffer
for Channel 2
Free Packet Descriptors & Data Buffers
Used Packet Descriptors & Data Buffers
Single Filled
Data Buffer
for Channel 5
Second Filled
Data Buffer
for Channel 2
Last Filled
Data Buffer
for Channel 2
Single Filled
Data Buffer
for Channel 9
unused
Free Desc. Ptr.
unused
Free Data Buffer Address
Open Descriptor Space
Available for Use by the DMA
# Bytes
Next Desc. Ptr.
Data Buffer Address
Timestamp
CH #5
Status
# Bytes
Next Desc. Ptr.
Data Buffer Address
Timestamp
CH #2
Status
# Bytes
Next Desc. Ptr.
Data Buffer Address
Timestamp
CH #2
Status
# Bytes
Next Desc. Ptr.
Data Buffer Address
Timestamp
CH #9
Status
# Bytes
Next Desc. Ptr.
EOF
Status
CH #5
Desc. Ptr.
EOF
Status
CH #2
Desc. Ptr.
EOF
Status
CH #9
Desc. Ptr.
EOF
Status
CH #
Desc. Ptr.
相关PDF资料
PDF描述
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
DS3150T DATACOM, PCM TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
DS3131DK 功能描述:通信集成电路 - 若干 RoHS:否 制造商:Maxim Integrated 类型:Transport Devices 封装 / 箱体:TECSBGA-256 数据速率:100 Mbps 电源电压-最大:1.89 V, 3.465 V 电源电压-最小:1.71 V, 3.135 V 电源电流:50 mA, 225 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube
DS3134 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A
DS-313PIN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel
DS31400 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*