参数资料
型号: DS3131
厂商: MAXIM INTEGRATED PRODUCTS INC
元件分类: Telecom IC:Other
英文描述: SPECIALTY TELECOM CIRCUIT, PBGA256
封装: 27 X 27 MM, PLASTIC, BGA-256
文件页数: 24/174页
文件大小: 1261K
代理商: DS3131
DS3131
12 of 174
Restrictions
In creating the overall system architecture, the user must balance the port, throughput, and HDLC
channel restrictions of the DS3131. Table 2-A lists all of the upper-bound maximum restrictions.
Table 2-A. Restrictions
ITEM
RESTRICTION
Maximum of 40 physical ports
Port
Maximum data rate of 52Mbps
Maximum receive: 132Mbps (Refer to Application Note 358: DS3134
PCI Bus Utilization.)
Throughput
Maximum transmit: 132Mbps
HDLC
Maximum of 40 channels
Internal Device Configuration Registers
All internal device configuration registers (with the exception of the PCI configuration registers, which
are 32-bit registers) are 16 bits wide and are not byte addressable. When the host on the PCI bus accesses
these registers, the particular combination of byte enables (i.e., PCBE signals) is not important, but at
least one of the byte enables must be asserted for a transaction to occur. All registers are read/write,
unless otherwise noted. Reserved bits should not be modified to allow for future upgrades to the device.
These bits should be treated as having no meaning and could be either 0 or 1 when read.
Initialization
On a system reset (which can be invoked by either hardware action through the PRST signal or software
action through the RST control bit in the master reset and ID register), all of the internal device
configuration registers are set to 0 (0000h). The local bus bridge mode control register (LBBMC) is not
affected by a software-invoked system reset; it is forced to all zeros only by a hardware reset. The
internal registers that are accessed indirectly (these are listed as “indirect registers” in the data sheet and
consist of the port DS0 configuration registers in the Layer 1 block, the DMA configuration RAMs, and
the FIFO registers) are not affected by a system reset, so they must be configured on power-up by the
host to a proper state.
By design, the DS3131 BoSS does not take control of the PCI bus upon power-up. All physical ports
start up by sending all ones (not the HDLC idle code), so the BoSS is idle upon power-up. Please note,
however, that the BoSS uses internal RAM to periodically store and retrieve the states of the internal
state machines. Because there are many such complex state machines and interworking functional blocks
inside the BoSS, all internal registers must be initialized to a known state before any data packets can be
transmitted and received.
Table 2-B lists the steps required to initialize the DS3131. It is imperative that they are followed exactly
in the order presented, or exactly as implemented in Dallas Semiconductor DS3131 driver code.
相关PDF资料
PDF描述
DS3134 DATACOM, FRAMER, PBGA256
DS3150QN DATACOM, PCM TRANSCEIVER, PQCC28
DS3150Q DATACOM, PCM TRANSCEIVER, PQCC28
DS3150TN DATACOM, PCM TRANSCEIVER, PDIP48
DS3150T DATACOM, PCM TRANSCEIVER, PQFP48
相关代理商/技术参数
参数描述
DS3131DK 功能描述:通信集成电路 - 若干 RoHS:否 制造商:Maxim Integrated 类型:Transport Devices 封装 / 箱体:TECSBGA-256 数据速率:100 Mbps 电源电压-最大:1.89 V, 3.465 V 电源电压-最小:1.71 V, 3.135 V 电源电流:50 mA, 225 mA 最大工作温度:+ 85 C 最小工作温度:- 40 C 封装:Tube
DS3134 功能描述:IC CTRLR HDLC CHATEAU 256-BGA RoHS:否 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
DS-313PIN 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog Miscellaneous
DS-313-PIN 功能描述:信号调节 RoHS:否 制造商:EPCOS 产品:Duplexers 频率:782 MHz, 751 MHz 频率范围: 电压额定值: 带宽: 阻抗:50 Ohms 端接类型:SMD/SMT 封装 / 箱体:2.5 mm x 2 mm 工作温度范围:- 30 C to + 85 C 封装:Reel
DS31400 制造商:MAXIM 制造商全称:Maxim Integrated Products 功能描述:8-Input, 14-Output, Dual DPLL Timing IC with Sub-ps Output Jitter