参数资料
型号: EPM2210GF256A5N
厂商: ALTERA CORP
元件分类: PLD
英文描述: FLASH PLD, PBGA256
封装: 17 X 17 MM, 1 MM PITCH, LEAD FREE, FBGA-256
文件页数: 52/108页
文件大小: 1342K
代理商: EPM2210GF256A5N
2–40Core Version a.b.c variable
Altera Corporation
MAX II Device Handbook, Volume 1
March 2008
I/O Structure
MultiVolt I/O Interface
The MAX II architecture supports the MultiVolt I/O interface feature,
which allows MAX II devices in all packages to interface with systems of
different supply voltages. The devices have one set of VCC pins for
internal operation (VCCINT), and up to four sets for input buffers and I/O
output driver buffers (VCCIO), depending on the number of I/O banks
available in the devices where each set of
VCC pins powers one I/O bank.
The EPM240 and EPM570 devices have two I/O banks respectively while
the EPM1270 and EPM2210 devices have four I/O banks respectively.
Connect VCCIO pins to either a 1.5-V, 1.8 V, 2.5-V, or 3.3-V power supply,
depending on the output requirements. The output levels are compatible
with systems of the same voltage as the power supply (that is, when
VCCIO
pins are connected to a 1.5-V power supply, the output levels are
compatible with 1.5-V systems). When VCCIO pins are connected to a
3.3-V power supply, the output high is 3.3 V and is compatible with 3.3-V
or 5.0-V systems. Table 2–7 summarizes MAX II MultiVolt I/O support.
f
For information about output pin source and sink current guidelines,
Table 2–7. MAX II MultiVolt I/O Support Note (1)
VCCIO (V)
Input Signal
Output Signal
1.5 V
1.8 V2.5 V3.3 V5.0 V1.5 V1.8 V2.5 V3.3 V
5.0 V
1.5
vv
v
v
———
1.8
vv
v (2)
v
———
2.5
——
vv
v (3)
v
——
3.3
——
v (4)
vv (5)
v (6)
vv (7)
Notes to Table 2–7:
(1)
To drive inputs higher than VCCIO but less than 4.0 V including the overshoot, disable the PCI clamping diode.
However, to drive 5.0-V inputs to the device, enable the PCI clamping diode to prevent VI from rising above 4.0 V.
(2)
When VCCIO = 1.8 V, a MAX II device can drive a 1.5-V device with 1.8-V tolerant inputs.
(3)
When VCCIO = 2.5 V, a MAX II device can drive a 1.5-V or 1.8-V device with 2.5-V tolerant inputs.
(4)
When VCCIO = 3.3 V and a 2.5-V input signal feeds an input pin, the VCCIO supply current will be slightly larger
than expected.
(5)
MAX II devices can be 5.0-V tolerant with the use of an external resistor and the internal PCI clamp diode on the
EPM1270 and EPM2210 devices.
(6)
When VCCIO = 3.3 V, a MAX II device can drive a 1.5-V, 1.8-V, or 2.5-V device with 3.3-V tolerant inputs.
(7)
When VCCIO = 3.3 V, a MAX II device can drive a device with 5.0-V TTL inputs but not 5.0-V CMOS inputs. In the
case of 5.0-V CMOS, open-drain setting with internal PCI clamp diode (available only on EPM1270 and EPM2210
devices) and external resistor is required.
相关PDF资料
PDF描述
EPM2210GF324A3N FLASH PLD, PBGA324
EPM2210GF324A4N FLASH PLD, PBGA324
EPM2210GF324A5N FLASH PLD, PBGA324
EPM7064BFC100-3 EE PLD, 3.5 ns, PBGA100
EPM7064BFC100-5 EE PLD, 3.5 ns, PBGA100
相关代理商/技术参数
参数描述
EPM2210GF256C3 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 204 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF256C3N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 204 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF256C4 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 204 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF256C4N 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 204 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
EPM2210GF256C5 功能描述:CPLD - 复杂可编程逻辑器件 CPLD - MAX II 1700 Macro 204 IO RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100