- 您现在的位置：买卖IC网 > PDF目录67672 > GT- 32090 (Galileo Technology Services, LLC) Highly Integrated Single-Chip System Controller(高集成单片系统控制器) PDF资料下载
参数资料
| 型号： | GT- 32090 |
| 厂商： | Galileo Technology Services, LLC |
| 英文描述： | Highly Integrated Single-Chip System Controller(高集成单片系统控制器) |
| 中文描述： | 高度集成的单芯片系统控制器（高集成单片系统控制器） |
| 文件页数： | 20/67页 |
| 文件大小： | 524K |
| 代理商： | GT- 32090 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
GT-32090 System Controller For i960JX Processors
27
Galileo
Technology, Inc.
3.11
SIO Configuration
These registers configure and control the SIO channels. The registers include: the SIO local Arbiter Control register
that enables several priority options between the DMA channels that are assigned to the SIO; the Channel Flush/Reset
register that enables the CPU to clear the data from the DMA packing and unpacking registers; and the four Channel
Mode registers that define the device parameters (bus width, endianess), the shape of the control signals (pulse width,
burst support, turn-off width), and the DMA parameters (request polarity, arbitration boundaries, DMA direction, DMA
channel assignment). Note that channel 3 does not have DMA capabilities nor burst support. Channel 3 is for
CPU access only.
The Channel Flush/Reset register should only be written to the value of ‘1’. After completion of the Flush/Reset opera-
tion, the appropriate bit will be reset to ‘0’.
Arbiter Control, Offset: 0xc00
Channel Flush/Reset, Offset: 0xc04
Bits
Field name
Function
Initial Value
1:0
PrioChan1/0
Priority between Channel 0 and Channel 1.
00 - Round robin
01 - Priority to channel 1 over channel 0
10 - Priority to channel 0 over channel 1
11 - Reserved
0x0
3:2
Reserved
Must be 0x0
0x0
5:4
PrioGrps
Priority between the group of channels 0&1, and
channel 2.
00 - Round robin
01 - Priority to channel 2 over 0 & 1
10 - Priority to channels 0 & 1 over 2
11 - Reserved
0x0
6
PrioOpt
Defines the arbiter behavior for the high priority device
0 - High priority device will relinquish the bus for a
requesting device for one DMA transaction.
1 - High priority device will be granted as long as it
requests the bus.
0x0
Bits
Field name
Function
Initial Value
0
FlushRstCh0
During an SIO DMA read access, writing ‘1’ will flush
the contents of the packing register into the target
device on the AD bus. During an SIO DMA write
access, writing ‘1’ will clear the unpacking register.
0x0
1
FlushRstCh1
Field functions as in bit 0.
0x0
2
FlushRstCh2
Field functions as in bit 0.
0x0
相关PDF资料 |
PDF描述 |
|---|---|
| GT-48001A | Switched Ethernet Controller For 10BaseX(10BaseX交换式快速以太网控制器) |
| GT-48002A | Switched Fast Ethernet Controller for 100BaseX(100BaseX交换式快速以太网控制器) |
| GT-48004A | Four Port Switched Fast Ethernet Controller(四端口、交换式快速以太网控制器) |
| GT-48006A | Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、双端口10/100Mbps以太网桥式/交换式控制器) |
| GT-48207 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GT-32090-A0-PBN-C000 | 制造商:Marvell 功能描述: |
| GT3-20DP-2.5DSA | 制造商:HRS 制造商全称:HRS 功能描述:Antenna, Sensor, and Communications Trunk Line Connections |
| GT321 | 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 220pF 3000V SL 5% (20 X 6mm) Radial 9.5mm 85°C |
| GT32-10P-1.5H | 制造商:Hirose 功能描述: |
| GT32-10S-6/CR-MP | 制造商:Hirose 功能描述:902-5118-4-00 EACH 制造商:Hirose 功能描述:GT32-10S-6/CR-MP |
发布紧急采购，3分钟左右您将得到回复。