- 您现在的位置：买卖IC网 > PDF目录67672 > GT- 32090 (Galileo Technology Services, LLC) Highly Integrated Single-Chip System Controller(高集成单片系统控制器) PDF资料下载
参数资料
| 型号： | GT- 32090 |
| 厂商： | Galileo Technology Services, LLC |
| 英文描述： | Highly Integrated Single-Chip System Controller(高集成单片系统控制器) |
| 中文描述： | 高度集成的单芯片系统控制器（高集成单片系统控制器） |
| 文件页数： | 9/67页 |
| 文件大小： | 524K |
| 代理商： | GT- 32090 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页
GT-32090 System Controller For i960JX Processors
17
Galileo
Technology, Inc.
3.3 DRAM Address Space
The values of the Address Decode registers determine which physical DRAM bank will be accessed when the CPU or
DMA issues an address. The address decoding is done by comparing address bits 25:20 to be equal or higher than the
value in the Low fields, and equal or lower than the value in the High fields. Note that address bit 26 is not a part of the
internal decoding and can be used for external decoding to generate two DRAM banks’ RASs using one GT-32090
RAS.
RAS[0] Decode Address, Offset: 0x400
RAS[1] Decode Address, Offset: 0x404
RAS[2] Decode Address, Offset: 0x408
RAS[3] Decode Address, Offset: 0x40c
3.4 Device Address Space
The values of the Address Decode registers determine which physical device bank will be accessed when the CPU or
DMA issues an address. The address decoding is done by comparing address bits 24:21 to be equal or higher than the
value in the Low fields, and equal or lower than the value in the High fields.
CS[0] Decode Address, Offset: 0x410
Bits
Field Name
Function
Initial Value
5:0
Low
Lowest decoded address value for RAS[0] activation.
0x0
11:6
High
Highest decoded address value for RAS[0] activation.
0x0f
Bits
Field Name
Function
Initial Value
5:0
Low
Lowest decoded address value for RAS[1] activation.
0x10
11:6
High
Highest decoded address value for RAS[1] activation.
0x1f
Bits
Field Name
Function
Initial Value
5:0
Low
Lowest decoded address value for RAS[2] activation.
0x20
11:6
High
Highest decoded address value for RAS[2] activation.
0x2f
Bits
Field Name
Function
Initial Value
5:0
Low
Lowest decoded address value for RAS[3] activation.
0x30
11:6
High
Highest decoded address value for RAS[3] activation.
0x3f
Bits
Field Name
Function
Initial Value
3:0
Low
Lowest decoded address value for CS[0] activation.
0x0
7:4
High
Highest decoded address value for CS[0] activation.
0x1
相关PDF资料 |
PDF描述 |
|---|---|
| GT-48001A | Switched Ethernet Controller For 10BaseX(10BaseX交换式快速以太网控制器) |
| GT-48002A | Switched Fast Ethernet Controller for 100BaseX(100BaseX交换式快速以太网控制器) |
| GT-48004A | Four Port Switched Fast Ethernet Controller(四端口、交换式快速以太网控制器) |
| GT-48006A | Low Cost Two Port 10/100Mbps Ethernet Bridge/Switch Controller(低成本、双端口10/100Mbps以太网桥式/交换式控制器) |
| GT-48207 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GT-32090-A0-PBN-C000 | 制造商:Marvell 功能描述: |
| GT3-20DP-2.5DSA | 制造商:HRS 制造商全称:HRS 功能描述:Antenna, Sensor, and Communications Trunk Line Connections |
| GT321 | 制造商:CORNELL DUBILIER ELECTRONICS 功能描述:Cap Ceramic 220pF 3000V SL 5% (20 X 6mm) Radial 9.5mm 85°C |
| GT32-10P-1.5H | 制造商:Hirose 功能描述: |
| GT32-10S-6/CR-MP | 制造商:Hirose 功能描述:902-5118-4-00 EACH 制造商:Hirose 功能描述:GT32-10S-6/CR-MP |
发布紧急采购，3分钟左右您将得到回复。