参数资料
型号: IDT82V3280PF
厂商: INTEGRATED DEVICE TECHNOLOGY INC
元件分类: 通信及网络
英文描述: WAN PLL
中文描述: SPECIALTY TELECOM CIRCUIT, PQFP100
封装: TQFP-100
文件页数: 44/167页
文件大小: 1039K
代理商: IDT82V3280PF
IDT82V3280
WAN PLL
Functional Description
44
June 19, 2006
3.14
MASTER / SLAVE CONFIGURATION
Master / Slave configuration is only supported by the T0 path of the
device.
Two devices should be used together in order to:
Enable system protection against single chip failure;
Guarantee no service interrupt during system maintenance, such
as software or hardware upgrade.
Of the two devices, one is configured as the Master and the other is
configured as the Slave. The configuration is made by the MS/
SL
pin
and the MS_SL_CTRL bit (b0, 13H), as shown in
Table 29
:
In this application, all the output clocks derived from the T0 selected
input clock and the frame sync output signals from the two devices are
at the same frequency offset and phase. Refer to
Chapter 3.13.2 Frame
SYNC Output Signals
for details.
The difference between the Master and the Slave is: in the Master,
the IN11 should not be selected by the T0 DPLL; in the Slave, the follow-
ing functions are automatically forced:
The T0 selected input clock is IN11;
T0 PBO is disabled;
T0 DPLL operates at the acquisition bandwidth and damping fac-
tor;
EX_SYNC1 is used for synchronization;
T0 DPLL operates in Locked mode.
In the Slave, the corresponding registers of the above forced func-
tions can still be configured, but their configuration does not take any
effect. The frequency of the T0 selected input clock IN11 is recom-
mended to be 6.48 MHz.
Figure 13. Physical Connection Between Two Devices
Table 29: Device Master / Slave Control
Master / Slave Control
Result
MS/
SL
pin
MS_SL_CTRL Bit
High
0
1
0
1
Master
Slave
Slave
Master
Low
MS/
SL
IN1
.
.
.
one output
clock
Hardware
control
IN10
IN11
IN12
IN14
.
one output
frame sync
signal
OUT1
OUT2
FRSYNC_8K/
MFRSYNC_2K
OUT7
.
.
.
.
.
.
MS/
SL
IN1
.
.
IN10
IN11
IN12
IN14
.
.
OUT1
OUT2
FRSYNC_8K/
MFRSYNC_2K
OUT7
.
.
.
.
.
Backplane connections
EX_SYNC1
EX_SYNC1
Chip A
Backplane
Backplane
Chip B
.
.
.
.
.
.
.
.
.
.
.
.
one output
clock
one output
frame sync
signal
相关PDF资料
PDF描述
IDT82V3280PFG WAN PLL
IDT82V3288 WAN PLL
IDT82V3288BC WAN PLL
IDT82V3288BCG WAN PLL
IDT85304-01 LOW SKEW, 1-TO-5 DIFFERENTIAL-TO-3.3V LVPECL FANOUT BUFFER
相关代理商/技术参数
参数描述
IDT82V3280PFBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL
IDT82V3280PFG 功能描述:IC PLL WAN SE STRATUM 2 100-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3280PFG8 功能描述:IC PLL WAN SE STRATUM 2 100-TQFP RoHS:是 类别:集成电路 (IC) >> 时钟/计时 - 专用 系列:- 标准包装:1,500 系列:- 类型:时钟缓冲器/驱动器 PLL:是 主要目的:- 输入:- 输出:- 电路数:- 比率 - 输入:输出:- 差分 - 输入:输出:- 频率 - 最大:- 电源电压:3.3V 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:28-SSOP(0.209",5.30mm 宽) 供应商设备封装:28-SSOP 包装:带卷 (TR) 其它名称:93786AFT
IDT82V3280PFGBLANK 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL
IDT82V3285 制造商:IDT 制造商全称:Integrated Device Technology 功能描述:WAN PLL