- 您现在的位置：买卖IC网 > PDF目录67723 > ISP1160BD/01,118 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 PDF资料下载
参数资料
| 型号： | ISP1160BD/01,118 |
| 厂商： | ST-ERICSSON |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| 封装： | 10 X 10 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, SOT-314-2, LQFP-64 |
| 文件页数： | 22/88页 |
| 文件大小： | 394K |
| 代理商： | ISP1160BD/01,118 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页当前第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页
Philips Semiconductors
ISP1160
Embedded USB Host Controller
Product data
Rev. 05 — 24 December 2004
29 of 88
9397 750 13963
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
the end of the frame for full-speed and low-speed packets. By programming these
elds, the effective USB bus usage can be changed. Furthermore, the size of the ITL
buffers (HcITLBufferLength, 2AH to read, AAH to write) is programmed.
If a USB frame contains both ISO and AT packets, two interrupts will be generated
per frame.
One interrupt is issued concurrently with the SOF. This interrupt (ITLInt is set in the
Hc
PInterrupt register) triggers reading and writing of the ITL buffer by the
microprocessor, after which the interrupt is cleared by the microprocessor.
Next the programmable ATL Interrupt (bit ATLInt is set in the Hc
PInterrupt register)
is issued, which triggers reading and writing of the ATL buffer by the microprocessor,
after which the interrupt is cleared by the microprocessor. If the microprocessor
cannot handle the ISO interrupt before the next ISO interrupt, disrupted ISO trafc
can result.
To be able to send more than one packet to the same Control or Bulk endpoint in the
same frame, the Active bit and the TotalBytes eld are introduced (see Table 5).
Bit Active is cleared only if all data of the Philips Transfer Descriptor (PTD) have been
transferred or if a transaction at that endpoint contained a fatal error. If all PTDs of the
ATL are serviced once and the frame is not over yet, the HC starts looking for a PTD
with bit Active still set. If such a PTD is found and there is still enough time in this
frame, another transaction is started on the USB bus for this endpoint.
For ISO processing, the HCD also has to take care of the BufferStatus register
(2CH, read only) for the ITL buffer RAM operations. After the HCD writes ISO data
into ITL buffer RAM, the ITL0BufferFull or ITL1BufferFull bit (depending on whether it
is ITL0 or ITL1) will be set to logic 1.
After the HC processes the ISO data in the ITL buffer RAM, the corresponding
ITL0BufferDone or ITL1BufferDone bit will automatically be set to logic 1.
The HCD can clear the buffer status bits by a read of the ITL buffer RAM. This must
be done within the 1 ms frame from which ITL0BufferDone or ITL1BufferDone was
set. Failure to do so will cause the ISO processing to stop and a power-on reset or
software reset will have to be applied to the HC, a USB reset to the USB bus must
not be made.
For example, the HCD writes ISO_A data into the ITL0 buffer in the rst frame. This
will cause the HcBufferStatus register to show that the ITL0 buffer is full by setting
bit ITL0BufferFull to logic 1. At this stage, the HCD cannot write ISO data into the
ITL0 buffer RAM again.
In the second frame, the HC will process the ISO_A data in the ITL0 buffer. At the
same time, the HCD can write ISO_B data into the ITL1 buffer. When the next SOF
comes (the beginning of the third frame), both ITL1BufferFull and ITL0BufferDone are
automatically set to logic 1.
In the third frame, the HCD has to read at least two bytes (one word) of the ITL0
buffer to clear both the ITL0BufferFull and ITL0BufferDone bits. If both are not
cleared, when the next SOF comes (the beginning of the fourth frame) the
相关PDF资料 |
PDF描述 |
|---|---|
| ISP1160BD/01,151 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1161A1BM,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| ISP1181BBS,551 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 |
| ISP1181BBS,518 | UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 |
| ISP1181BDGG,112 | UNIVERSAL SERIAL BUS CONTROLLER, PDSO48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISP1160BD01FA | 功能描述:IC USB HOST CONTROLLER 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1160BD01-S | 功能描述:USB 接口集成电路 USB FULL SPEED HOST RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ISP1160BD01-T | 功能描述:USB 接口集成电路 USB HOST CTRL FULL-SPD RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ISP1160BD01TM | 功能描述:IC USB HOST CTRL FULL-SPD 64LQFP RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1160BM | 制造商:PHILIPS 制造商全称:NXP Semiconductors 功能描述:Embedded Universal Serial Bus Host Controller |
发布紧急采购，3分钟左右您将得到回复。