参数资料
型号: ISP1181ABS,551
厂商: ST-ERICSSON
元件分类: 总线控制器
英文描述: UNIVERSAL SERIAL BUS CONTROLLER, PQCC48
封装: 7 X 7 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-619-2, HVQFN-48
文件页数: 67/70页
文件大小: 341K
代理商: ISP1181ABS,551
Philips Semiconductors
ISP1181A
Full-speed USB peripheral controller
Product data
Rev. 05 — 08 December 2004
7 of 70
9397 750 13959
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
DATA5
31
26
I/O
bit 5 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA4
32
27
I/O
bit 4 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA3
33
28
I/O
bit 3 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA2
34
29
I/O
bit 2 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
DATA1
35
30
I/O
bit 1 of D[15:0]; bidirectional data line
(slew-rate controlled output, 4 mA)
GND
36
31
-
ground supply
VCC(3.3)
37
32
-
supply voltage (3.0 V to 3.6 V); leave this
pin unconnected when using VCC = 5.0 V
AD0
38
33
I/O
multiplexed bidirectional address and data
line; represents address A0 or bit 0 of
D[15:0] in conjunction with input ALE;
level-sensitive input or slew-rate controlled
output (4 mA)
Address phase: a HIGH-to-LOW transition
on input ALE latches the level on this pin as
address A0 (1 = command, 0 = data)
Data phase: during reading this pin outputs
bit D[0]; during writing the level on this pin is
latched as bit D[0]
A0
39
34
I
address input; selects command (A0 = 1) or
data (A0 = 0); in a multiplexed address/data
bus conguration this pin is not used and
must be tied LOW (connect to GND)
RD
40
35
I
read strobe input
WR
41
36
I
write strobe input
ALE
42
37
I
address latch enable input; a HIGH-to-LOW
transition latches the level on pin AD0 as
address information in a multiplexed
address/data bus conguration; must be
tied LOW (connect to GND) for a separate
address/data bus conguration
CS
43
38
I
chip select input
RESET
44
39
I
reset input (Schmitt trigger); a LOW level
produces an asynchronous reset; connect
to VCC for power-on reset (internal POR
circuit)
CLKOUT
45
40
O
programmable clock output (2 mA)
Table 2:
Pin description…continued
Symbol[1]
Pin
Type
Description
TSSOP48
HVQFN48
相关PDF资料
PDF描述
ISP1562BE,557 UNIVERSAL SERIAL BUS CONTROLLER, PQFP100
M30621MCN-XXXGP 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80
M30625FGNGP 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80
M306K7F8LRP 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP144
M35052-001FP 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20
相关代理商/技术参数
参数描述
ISP1181ABSGE 功能描述:IC USB CNTRLR FULL-SPD 48-HVQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1181ABS-S 功能描述:IC USB HOST CTRL FULL-SPD 48HVQF RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1181ABS-T 功能描述:USB 接口集成电路 USB 1.1 ADV DEVICE RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20
ISP1181ABSUM 功能描述:IC USB HOST CTRL FULL-SPD 48HVQF RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN(6x6) 包装:* 其它名称:Q6396337A
ISP1181ADGG 功能描述:USB 接口集成电路 USB CNTRLR FULL-SPD RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20