- 您现在的位置：买卖IC网 > PDF目录68607 > ISP1181ABS,551 (ST-ERICSSON) UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 PDF资料下载
参数资料
| 型号： | ISP1181ABS,551 |
| 厂商： | ST-ERICSSON |
| 元件分类： | 总线控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PQCC48 |
| 封装： | 7 X 7 MM, 0.85 MM HEIGHT, PLASTIC, MO-220, SOT-619-2, HVQFN-48 |
| 文件页数： | 9/70页 |
| 文件大小： | 341K |
| 代理商： | ISP1181ABS,551 |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页
Philips Semiconductors
ISP1181A
Full-speed USB peripheral controller
Product data
Rev. 05 — 08 December 2004
17 of 70
9397 750 13959
Koninklijke Philips Electronics N.V. 2004. All rights reserved.
The following example shows the steps which occur in a typical DMA transfer:
1. ISP1181A receives a data packet in one of its endpoint FIFOs; the packet must
be transferred to memory address 1234H.
2. ISP1181A asserts the DREQ signal requesting the 8237 for a DMA transfer.
3. The 8237 asks the CPU to release the bus by asserting the HRQ signal.
4. After completing the current instruction cycle, the CPU places the bus control
signals (MEMR, MEMW, IOR and IOW) and the address lines in three-state and
asserts HLDA to inform the 8237 that it has control of the bus.
5. The 8237 now sets its address lines to 1234H and activates the MEMW and IOR
control signals.
6. The 8237 asserts DACK to inform the ISP1181A that it will start a DMA transfer.
7. The ISP1181A now places the byte or word to be transferred on the data bus
lines, because its RD signal was asserted by the 8237.
8. The 8237 waits one DMA clock period and then de-asserts MEMW and IOR. This
latches and stores the byte or word at the desired memory location. It also
informs the ISP1181A that the data on the bus lines has been transferred.
9. The ISP1181A de-asserts the DREQ signal to indicate to the 8237 that DMA is
no longer needed. In Single cycle mode this is done after each byte or word, in
Burst mode following the last transferred byte or word of the DMA cycle.
10. The 8237 de-asserts the DACK output indicating that the ISP1181A must stop
placing data on the bus.
11. The 8237 places the bus control signals (MEMR, MEMW, IOR and IOW) and the
address lines in three-state and de-asserts the HRQ signal, informing the CPU
that it has released the bus.
12. The CPU acknowledges control of the bus by de-asserting HLDA. After activating
the bus control lines (MEMR, MEMW, IOR and IOW) and the address lines, the
CPU resumes the execution of instructions.
For a typical bulk transfer the above process is repeated 64 times, once for each byte.
After each byte the address register in the DMA controller is incremented and the
byte counter is decremented. When using 16-bit DMA, the number of transfers is 32,
and address incrementing and byte counter decrementing is done by 2 for each word.
10.3 DACK-only mode
The DACK-only DMA mode is selected by setting bit DAKOLY in the Hardware
Conguration Register (see Table 20). The pin functions for this mode are shown in
Table 9:
DACK-only mode: pin functions
Symbol
Description
I/O
Function
DREQ
DMA request
O
ISP1181A requests a DMA transfer
DACK
DMA acknowledge
I
DMA controller conrms the transfer;
also functions as data strobe
EOT
End-Of-Transfer
I
DMA controller terminates the transfer
RD
read strobe
I
not used
WR
write strobe
I
not used
相关PDF资料 |
PDF描述 |
|---|---|
| ISP1562BE,557 | UNIVERSAL SERIAL BUS CONTROLLER, PQFP100 |
| M30621MCN-XXXGP | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP80 |
| M30625FGNGP | 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP80 |
| M306K7F8LRP | 16-BIT, FLASH, 8 MHz, MICROCONTROLLER, PQFP144 |
| M35052-001FP | 24 X 10 CHARACTERS CRT CHAR DSPL CTLR, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISP1181ABSGE | 功能描述:IC USB CNTRLR FULL-SPD 48-HVQFN RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1181ABS-S | 功能描述:IC USB HOST CTRL FULL-SPD 48HVQF RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1181ABS-T | 功能描述:USB 接口集成电路 USB 1.1 ADV DEVICE RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
| ISP1181ABSUM | 功能描述:IC USB HOST CTRL FULL-SPD 48HVQF RoHS:是 类别:集成电路 (IC) >> 接口 - 控制器 系列:- 标准包装:4,900 系列:- 控制器类型:USB 2.0 控制器 接口:串行 电源电压:3 V ~ 3.6 V 电流 - 电源:135mA 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:36-VFQFN 裸露焊盘 供应商设备封装:36-QFN（6x6） 包装:* 其它名称:Q6396337A |
| ISP1181ADGG | 功能描述:USB 接口集成电路 USB CNTRLR FULL-SPD RoHS:否 制造商:Cypress Semiconductor 产品:USB 2.0 数据速率: 接口类型:SPI 工作电源电压:3.15 V to 3.45 V 工作电源电流: 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:WLCSP-20 |
发布紧急采购，3分钟左右您将得到回复。