参数资料
型号: ISPPAC-CLK5320S-01T64I
厂商: Lattice Semiconductor Corporation
文件页数: 20/56页
文件大小: 0K
描述: IC BUFFER FANOUT ISP UNIV 64TQFP
标准包装: 160
系列: ispClock™
类型: 时钟发生器,扇出配送,零延迟缓冲器
PLL: 带旁路
输入: HSTL,LVCMOS,LVDS,LVPECL,LVTTL,SSTL
输出: eHSTL,HSTL,LVCMOS,LVTTL,SSTL
电路数: 1
比率 - 输入:输出: 2:20
差分 - 输入:输出: 是/无
频率 - 最大: 267MHz
除法器/乘法器: 是/无
电源电压: 3 V ~ 3.6 V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 64-LQFP
供应商设备封装: 64-TQFP(10x10)
包装: 托盘
Lattice Semiconductor
ispClock5300S Family Data Sheet
27
Figure 22. ispClock5300S congured as Zero Delay Buffer Mode
Mixed Zero Delay and Non-Zero Delay Buffer Mode
Figure 23 shows the operation of the ispClock5300S in Mixed Zero Delay and Non Zero Delay modes. In this mode
the output switch matrix is congured to route non selected reference clock, selected reference clock, and the zero
delay clock through the PLL.
The skew control mechanism is available only to clocks sourced from the PLL.
O
u
tp
u
tRo
u
ting
Matrix
External Feedback
Internal Feedback
PLL
Single Ended /
Differential
Clock Input
ispClock5300S
V1
V3
V2
相关PDF资料
PDF描述
KA2901DMTF IC COMPARATOR QUAD 14-SOP
KA319 IC COMPARATOR DUAL HS 14-DIP
KA393D IC COMPARATOR DUAL DIFF 8-SOP
LA42032-E IC AF POWER AMP 5WX2CH SIP13H
LA4425A-E IC AUDIO POWER AMP 5W TO-126ML
相关代理商/技术参数
参数描述
ISPPACCLK5320S-01T64I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5320S-01TN48C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ISPPACCLK5320S-01TN48I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended
ispPAC-CLK5320S-01TN64C 功能描述:时钟驱动器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel
ISPPACCLK5320S-01TN64C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended