- 您现在的位置：买卖IC网 > PDF目录2081 > ISPPAC-CLK5320S-01T64I (Lattice Semiconductor Corporation)IC BUFFER FANOUT ISP UNIV 64TQFP PDF资料下载
参数资料
| 型号： | ISPPAC-CLK5320S-01T64I |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 25/56页 |
| 文件大小： | 0K |
| 描述： | IC BUFFER FANOUT ISP UNIV 64TQFP |
| 标准包装： | 160 |
| 系列： | ispClock™ |
| 类型： | 时钟发生器，扇出配送，零延迟缓冲器 |
| PLL： | 带旁路 |
| 输入： | HSTL，LVCMOS，LVDS，LVPECL，LVTTL，SSTL |
| 输出： | eHSTL，HSTL，LVCMOS，LVTTL，SSTL |
| 电路数： | 1 |
| 比率 - 输入:输出： | 2:20 |
| 差分 - 输入:输出： | 是/无 |
| 频率 - 最大： | 267MHz |
| 除法器/乘法器： | 是/无 |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 64-LQFP |
| 供应商设备封装： | 64-TQFP（10x10） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
Lattice Semiconductor
ispClock5300S Family Data Sheet
31
Figure 25. Maximum Ambient Temperature vs. Number of Active Output Banks
Note that because of variations in circuit board mounting, construction, and layout, as well as convective and forced
airow present in a given design, actual die operating temperature is subject to considerable variation from that
which may be theoretically predicted from package characteristics and device power dissipation.
Output Enable Controls (OEX, OEY)
The ispClock5300S family provides two output control pins for enabling and disabling clock outputs. In addition, the
outputs can also be congured to be permanently enabled or permanently disabled.
Skew Control Units
Each of the ispClock5300S’s clock outputs is supported by a skew control unit which allows the user to insert an
individually programmable delay into each output signal. This feature is useful when it is necessary to de-skew
clock signals to compensate for physical length variations among different PCB clock paths.
The ispClock5300S’s skew adjustment feature provides exact and repeatable delays which exhibit extremely low
channel-to-channel and device-to-device variation. This is achieved by deriving all skew timing from the VCO,
which results in the skew increment being a linear function of the VCO period. For this reason, skews are dened in
terms of ‘unit delays’, which may be programmed by the user over a range of 0 to 7. The ispClock5300S family also
supports both ‘ne’ and ‘coarse’ skew modes. In ne skew mode, the unit skew ranges from 156ps to 390 ps, while
in the coarse skew mode unit skew varies from 312ps to 780ps. The exact unit skew (TU) may be calculated from
the VCO frequency (fvco) by using the following expressions:
(5)
Please note that the skew control units are only usable when the PLL is selected. In PLL bypass mode
(PLL_BYPASS=1), output skew settings will be ineffective and all outputs will exhibit skew consistent with the
device’s propagation delay and the individual delays inherent in the output drivers consistent with the logic stan-
dard selected.
Coarse Skew Mode
The ispClock5300S family provides the user with the option of obtaining longer skew delays at the cost of reduced
time resolution through the use of coarse skew mode. Coarse skew mode provides unit delays ranging from 312ps
0
1
02
4
6
8
10
12
23
45
6
10
20
30
40
50
60
70
80
90
Number of Active Banks
Temperature Derating Curves
Outputs LVCMOS33, 3.3V, fOUT = 100MHz Still Air
(ispClock 5304S, 5308S, 5312S)
Temperature Derating Curves
Outputs LVCMOS33, 3.3V, fOUT = 100MHz Still Air
(ispClock 5316S, 5320S)
Max.
Ambient
Temperature
(°C)
Max.
Ambient
Temperature
(°C)
5312S Industrial
5320S Industrial
5312S Commercial
5320S Commercial
30
40
50
60
70
80
90
=
TU
For fine skew mode,
1
16fvco
=
TU
For coarse skew mode,
1
8fvco
相关PDF资料 |
PDF描述 |
|---|---|
| KA2901DMTF | IC COMPARATOR QUAD 14-SOP |
| KA319 | IC COMPARATOR DUAL HS 14-DIP |
| KA393D | IC COMPARATOR DUAL DIFF 8-SOP |
| LA42032-E | IC AF POWER AMP 5WX2CH SIP13H |
| LA4425A-E | IC AUDIO POWER AMP 5W TO-126ML |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ISPPACCLK5320S-01T64I | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5320S-01TN48C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ISPPACCLK5320S-01TN48I | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
| ispPAC-CLK5320S-01TN64C | 功能描述:时钟驱动器及分配 ISP 0 Delay Unv Fan- Out Buf-Sngl End RoHS:否 制造商:Micrel 乘法/除法因子:1:4 输出类型:Differential 最大输出频率:4.2 GHz 电源电压-最大: 电源电压-最小:5 V 最大工作温度:+ 85 C 封装 / 箱体:SOIC-8 封装:Reel |
| ISPPACCLK5320S-01TN64C | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:In-System Programmable, Zero-Delay, Universal Fan-Out Buffer, Single-Ended |
发布紧急采购，3分钟左右您将得到回复。