参数资料
型号: LC4032ZE-7TN48I
厂商: LATTICE SEMICONDUCTOR CORP
元件分类: PLD
中文描述: EE PLD, 7.5 ns, PQFP48
封装: LEAD FREE, TQFP-48
文件页数: 3/60页
文件大小: 1381K
代理商: LC4032ZE-7TN48I
Lattice Semiconductor
ispMACH 4000ZE Family Data Sheet
11
Figure 9. Power Guard
All the I/O pins in a block share a common Power Guard Enable signal. For a block of I/Os, this signal is called a
Block Input Enable (BIE) signal. BIE can be internally generated using MC logic, or could come from external
sources using one of the user I/O or input pins.
Any I/O pin in the block can be programmed to ignore the BIE signal. Thus, the feature can be enabled or disabled
on a pin-by-pin basis.
Figure 10 shows Power Guard and BIE across multiple I/Os in a block that has eight I/Os.
Figure 10. Power Guard and BIE in a Block with 8 I/Os
0
1
E
Q
D
Power Guard
To Macrocell
I/O 0
I/O 1
I/O 7
To GRP
0
1
To Macrocell
To GRP
To Macrocell
To GRP
Block Input Enable (BIE)
From Block PT. The Block PT
is part of the block AND Array,
and can be driven by signals
from the GRP.
Power Guard
0
1
0
1
相关PDF资料
PDF描述
LC4256B-3FT256AC
LC4256C-75F256AC
LC4128B-75T128C
LC4128ZC-75T100I
LC4384C-75T176I
相关代理商/技术参数
参数描述
LC4032ZE7TN48IES 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs
LC4032ZE-7TN48IES 功能描述:CPLD - 复杂可编程逻辑器件 36 I/O 1.8V 7.5ns Ultra Low Power RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
LC4032ZE7TN64C 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs
LC4032ZE7TN64CES 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs
LC4032ZE7TN64I 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:1.8V In-System Programmable Ultra Low Power PLDs