- 您现在的位置：买卖IC网 > PDF目录180109 > M25PE40VMW6G (STMICROELECTRONICS) 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 PDF资料下载
参数资料
| 型号： | M25PE40VMW6G |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | PROM |
| 英文描述： | 512K X 8 SPI BUS SERIAL EEPROM, PDSO8 |
| 封装： | 0.208 INCH, ROHS COMPLIANT, PLASTIC, SOP-8 |
| 文件页数： | 30/62页 |
| 文件大小： | 565K |
| 代理商： | M25PE40VMW6G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
Instructions
M25PE40
6.12
Page Erase (PE)
The Page Erase (PE) instruction sets to ‘1’ (FFh) all bits inside the chosen page. Before it
can be accepted, a Write Enable (WREN) instruction must previously have been executed.
After the Write Enable (WREN) instruction has been decoded, the device sets the Write
Enable Latch (WEL).
The Page Erase (PE) instruction is entered by driving Chip Select (S) Low, followed by the
instruction code, and three address bytes on Serial Data input (D). Any address inside the
page is a valid address for the Page Erase (PE) instruction. Chip Select (S) must be driven
Low for the entire duration of the sequence.
The instruction sequence is shown in Figure 18.
Chip Select (S) must be driven High after the eighth bit of the last address byte has been
latched in, otherwise the Page Erase (PE) instruction is not executed. As soon as Chip
Select (S) is driven High, the self-timed Page Erase cycle (whose duration is tPE) is initiated.
While the Page Erase cycle is in progress, the Status Register may be read to check the
value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-
timed Page Erase cycle, and is 0 when it is completed. At some unspecified time before the
cycle is complete, the Write Enable Latch (WEL) bit is reset.
A Page Erase (PE) instruction applied to a page that is hardware protected is not executed.
Any Page Erase (PE) instruction, while an Erase, Program or Write cycle is in progress, is
rejected without having any effects on the cycle that is in progress.
Figure 18.
Page Erase (PE) instruction sequence
1.
Address bits A23 to A19 are Don’t care.
24-bit address
C
D
AI04046
S
2
1
3456789
29 30 31
Instruction
0
23 22
2
0
1
MSB
相关PDF资料 |
PDF描述 |
|---|---|
| M27C1024-10F1X | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-10F3TR | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-10F3X | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-10F6TR | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
| M27C1024-10F6X | 1 Mbit 64Kb x16 UV EPROM and OTP EPROM |
相关代理商/技术参数 |
参数描述 |
|---|---|
| M25PE40-VMW6G | 功能描述:闪存 4 Mbit Lo Vltg Page Erasable Seral 闪存 RoHS:否 制造商:ON Semiconductor 数据总线宽度:1 bit 存储类型:Flash 存储容量:2 MB 结构:256 K x 8 定时类型: 接口类型:SPI 访问时间: 电源电压-最大:3.6 V 电源电压-最小:2.3 V 最大工作电流:15 mA 工作温度:- 40 C to + 85 C 安装风格:SMD/SMT 封装 / 箱体: 封装:Reel |
| M25PE40-VMW6G_NUD | 制造商:Micron Technology Inc 功能描述: |
| M25PE40VMW6P | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:4 Mbit, low voltage, Page-Erasable Serial Flash memory with byte alterability, 50 MHz SPI bus, standard pinout |
| M25PE40-VMW6P | 制造商:NUMONYX 制造商全称:Numonyx B.V 功能描述:4 Mbit, page-erasable serial Flash memory with byte alterability, 75 MHz SPI bus, standard pinout |
| M25PE40VMW6TG | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:4 Mbit, low voltage, Page-Erasable Serial Flash memory with byte alterability, 50 MHz SPI bus, standard pinout |
发布紧急采购，3分钟左右您将得到回复。