- 您现在的位置：买卖IC网 > PDF目录69018 > MB86832-66PFV-G 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 PDF资料下载
参数资料
| 型号： | MB86832-66PFV-G |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 |
| 封装： | 24 X 24 MM, 0.50 MM PITCH, EIAJ, PLASTIC, SQFP-176 |
| 文件页数： | 14/54页 |
| 文件大小： | 269K |
| 代理商： | MB86832-66PFV-G |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
MB86832
Fujitsu Microelectronics, Inc.
21
Figure 6.
DRAM Controller Conguration
Programmable Chip Select
The core logic includes six programmable chip selects with wait-
state generator circuits. Chip select address ranges must not overlap.
Some chip selects have assigned functions, as shown in Table 9,“Use
of Chip Select,”on this page.
Chip select settings and wait state settings must be made while the
cache is disabled. If the write buffer is operating with the cache
enabled and these settings are changed, the bus interface unit may
stop operating normally. ARSR (Address Range Specier
Register), AMR (Address Mask Register), SPGMR (Same Page
Mask Register) and WSSR (Wait State Specier Register) settings
must be made during reset initialization, before enabling the
cache.
Table 9. Use of Chip Select
ADR<25:1>
-AS
RDWR
-BE<3:0>
-CS4
-SAMEPAGE
-TIMER_OVF
-DBURSTEN
Other
-READY
MPX
-RAS<3:0>
-CAS<3:0>
-DWE<3:0>
-DOE
RAS/CAS MPX
Timing Control
ADR<13:2>
CPU CORE
DRAMC
MB86832
-CS0
Boot ROM area
-CS1
General purpose
-CS2
General purpose
-CS3
Control and status registers for external peripheral control and
status registers
-CS4
DRAM area
-CS5
Denes a noncacheable region when the noncache function is
enabled and the built-in DRAM controller is enabled
DRAM Controller
High-speed page-mode DRAM support (burst mode and non-
burst mode supported)
EDO (hyperpage) mode DRAM support (burst mode use
only)
Memory bus width: 16- and 32-bit bus width supported
DRAM page size 256 to 4096 columns
Self-refresh during sleep mode support
Programmable RAS and CAS timing parameters
DRAM controller enabled by setting the DRAM controller
enable bit (bit 6) of the System Support Control Register
(SSCR)
Burst mode enabled by setting the DRAM burst enable bit
(bit 7) of the System Support Control Register
相关PDF资料 |
PDF描述 |
|---|---|
| MB86860 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 |
| MB86931-20ZF-G | 32-BIT, 20 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86931-40ZF-G | 32-BIT, 40 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86933H-20PF-G | 32-BIT, 20 MHz, RISC PROCESSOR, PQFP160 |
| MB86934-60ZF | 32-BIT, 60 MHz, RISC PROCESSOR, CQFP256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB86832-80PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86833 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86833PMT2 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834-120PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
发布紧急采购，3分钟左右您将得到回复。