- 您现在的位置：买卖IC网 > PDF目录69018 > MB86832-66PFV-G 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 PDF资料下载
参数资料
| 型号： | MB86832-66PFV-G |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 66 MHz, RISC PROCESSOR, PQFP176 |
| 封装： | 24 X 24 MM, 0.50 MM PITCH, EIAJ, PLASTIC, SQFP-176 |
| 文件页数： | 8/54页 |
| 文件大小： | 269K |
| 代理商： | MB86832-66PFV-G |
第1页第2页第3页第4页第5页第6页第7页当前第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页
SPARClite Series 32-Bit RISC Embedded Processor
16
Fujitsu Microelectronics, Inc.
Register windows improve performance in embedded applications
because they function as local variable caches which retain either
interrupt, subroutine, context, or operating system variables with
no additional overhead. In addition, code space can be reduced by
exploiting the efcient execution of procedure linkage.
The registers that make up the register le each have three read ports
and one write port.The use of a four-port register le allows
instructions to execute at one instruction per cycle, even in the case
of the store instruction which can require reading up to three
register operands.
The control and status registers include those dened by the SPARC
architecture (see Table 11 on page 24) and those mapped into
alternate address space to control peripheral functions (see Table 12
on page 25).
Figure 2. General-Purpose Register Window Organization
Instruction Sets
The MB86832 is upward-code compatible with other SPARC
processors. Integer divide step, and scan for rst changed bit have
been added to the already powerful SPARC instruction set to
improve performance in embedded applications. See Table 5 on
page 14 for a list of the instructions.
Interrupt
A key measure of a processor’s suitability for use in an embedded
application is its ability to handle interrupts with a minimum of
latency and in a deterministic fashion.The MB86832
implementation has been optimized to insure not only low average
latency but low maximum latency as well.
Interrupt response time is the sum of the time it takes the processor
to nish its current task after recognizing an interrupt and the time
it takes to begin executing interrupt service routine instructions.
The MB86832 implements numerous features to minimize both
factors.
To minimize the time it takes to nish the current task, the
MB86832 is designed so that tasks can either be interrupted or
completed in a minimum number of cycles. Implementation details
that accomplish this include cache line misses that can be lled one
word at a time through a prefetch buffer, integer divide that is
interruptible through the use of a divide step instruction, fast
multiply and a four-stage write buffer to defer pending bus
transactions.
To minimize the time required to start executing the interrupt
service routine, the processor switches to a new register window
when an interrupt is detected.This feature allows the service routine
to begin execution without rst saving any registers on the stack.
For even faster response, the application can also lock the service
routine into the cache.This eliminates any latency caused by cache
misses.The on-chip data cache can be used by the service routine as a
fast local stack for minimum delay in accessing data.
Single vector trapping is a technique for saving code space and
improving interrupt latency. When the SVT bit of theAncillary
State Register 17 is set, all traps vector through the rst entry in the
trap table rather than indexing to individual entries for each trap
type. In some applications, this can allow the trap table to t in the
cache.
There are 15 different interrupt levels.The highest interrupt level is
non-maskable.
w7
ins
w7
locals
w7
outs
w0
outs
w0
locals
w6
ins
w6
locals
w6
outs
w5
ins
w5
locals
w5
outs
w4
ins
w4
locals
w4
outs
w3
outs
w3
locals
w3
ins
w2
ins
w2
locals
w2
outs
w1
ins
w1
locals
w1
outs
CURRENT
WINDOW
w0
ins
globals
相关PDF资料 |
PDF描述 |
|---|---|
| MB86860 | 32-BIT, 200 MHz, RISC PROCESSOR, PBGA352 |
| MB86931-20ZF-G | 32-BIT, 20 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86931-40ZF-G | 32-BIT, 40 MHz, RISC MICROCONTROLLER, CQFP256 |
| MB86933H-20PF-G | 32-BIT, 20 MHz, RISC PROCESSOR, PQFP160 |
| MB86934-60ZF | 32-BIT, 60 MHz, RISC PROCESSOR, CQFP256 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MB86832-80PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86833 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86833PMT2 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834 | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
| MB86834-120PFV | 制造商:FUJITSU 制造商全称:Fujitsu Component Limited. 功能描述:32-bit Embedded Controller |
发布紧急采购，3分钟左右您将得到回复。