参数资料
型号: MC144144P
厂商: MOTOROLA INC
元件分类: 颜色信号转换
英文描述: Digital Signal Processors 44-JLCC -55 to 125
中文描述: COLOR SIGNAL DECODER, PDIP18
封装: PLASTIC, DIP-18
文件页数: 42/44页
文件大小: 565K
代理商: MC144144P
MC144144
42
MOTOROLA
sent to the MC144144, the PC will return to the system
prompt.
The program checks the RDY status before sending each
byte. If, during the entry of a command, the RDY bit is not
found to be a “one” after an extended wait, the program will
report the contents of the SS register and then continue
checking for RDY.
Script Files
Script files can be generated to perform all of the setup
and control functions required to use the part in an applica-
tion. The script files shown below are examples of such files
used to setup the MC144144 for different operating condi-
tions. Some of the files contain only a single command while
others include several commands. The user should refer to
the data sheet for command and register details. Although
the following examples are organized according to a particu-
lar register, some of the files contain information for several
registers.
Configuration Register Script Files
File Name
FIGM
FIGVH
CMD
{c0,02}
{c7,00}
{c0,0c}
{83,12}
{c2,1d}
{c0,00}
Comments
* set config to mono
* set INT Mask Reg clear
* set config to ext VLK & HLK
* bit set ext V pulse for pos
* center h display
* set config back to default
state
* return h display to center
* change display reg to
C15 & T15
* change text pos reg to base
row 15, 15 rows
* set config reg to TVS=1.
Changes VBI line to L22 PAL.
FIGN
{c2,26}
{c1,d2}
FIGPAL
{c3,ff}
{c0,01}
Display Register Script Files
DN
{c1,c0}
* set display reg to default
conditions
* Set display reg to TEXT drop
shadow
* set display reg to TEXT
15 lines per row
* set display reg to TEXT drop
shadow, 15 lines
* 15 tv lines and drop text
* 13 rows of text, base row 13
* disable CAP Enhanced mode
DT1
{c1,c1}
DT2
{c1,c2}
DT3
{c1,c3}
DT3A
{c1,c3}
{c3,dd}
{c1,e0}
DCE
H Position Register Script Files
HPOSC
HPOSR
{c2,26}
{c2,1d}
* center box
* move box right 2.97 uSec
(from ctr)
* move box left 0.99 uSec
(from ctr)
* center box & make Box Blue
HPOSL
{c2,29}
HPOSCB
{c2,a6}
Text Position Register Script Files
TPOS15
TPOS13
TPOS10
TPOS10A {c3,ba}
{c3,ff}
{c3,fd}
{c3,fa}
* text, base row 15, 15 rows
* text base row 15, 13 rows
* text base row 15, 10 rows
* text base row 11, 10 rows
XDSCAP Program
This program performs the application’s task of XDS data
recovery. XDS recovery must first have been enabled
through the appropriate XDS filter command. Examples of
script files for setting the XDS filter register are shown below.
When the program is invoked the screen will show:
EEG CCD2 XDS Data Recovery Test Program
Version x.xx
Slave Address is 28h
The responding slave address is reported to the screen.
Once communications is acknowledged the program will
display all XDS data recovered from those packets that were
enabled through the XDS filter command. For example:
{01,03}Current Program{00}{0F,7F}....etc
The ASCII characters are shown as ASCII characters
while the non–printing characters are displayed by their hex
value within curly braces. Byte pairs, such as class, type, are
shown as pairs within the curly braces, separated by a com-
ma, i.e. {01,03}.
If no data is received within approximately 45 seconds, the
program will time out, report
“Data Not Available”
, and exit
the program. The XDSCAP program can also be exited by
entering a Control C (^C) character.
XDS Filter Register Script Files
FILA
FIL0
{c5,1F}
{c5,00}
* set xds filter to all
* set xds filter to none. Turns off
xds recovery
* set xds filter to all current class
* set xds filter to current, in
band class
* set xds filter to all future class
* set xds filter to channel class
* set xds filter for misc info
* set xds filter time only
* set xds filter vcr info
FILCA
FILC
{c5,01}
{c5,41}
FILFA
FILCH
FILM
FILTIME {c5,28}
FILVCR
{c5,02}
{c5,04}
{c5,08}
{c5,9e}
Using Interrupts
Interrupts involve the use of the Line 21 activity register,
the Interrupt request register, and the interrupt mask register.
The MC144144 must be configured for VLK internal so that
the VINTRO signal, pin 13 is an output providing the interrupt
output signal. It should be noted that the interrupt status can
be polled through bit D3 of the SS register if the interrupt sig-
nal cannot be used.
Interrupts are disabled when the interrupt mask register
has been set to all zeros. Conversely, interrupts are enabled
by setting one or more of the active bits to a one. When en-
abled, the INTRO signal will become a one when the enabled
mask event(s) becomes active. If more than one event has
been activated, the interrupt request register must be
queried to determine which event has occurred. The DLE
相关PDF资料
PDF描述
MC14415DW Digital Signal Processors 40-CDIP SB -55 to 125
MC14415FL Quad Precision Timer/Driver
MC14415FP Quad Precision Timer/Driver
MC14415VL Digital Signal Processors 68-CPGA -55 to 125
MC14415VP Digital Signal Processors 68-LCCC -55 to 125
相关代理商/技术参数
参数描述
MC14415FP 制造商:Motorola Inc 功能描述:
MC14416P 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:TIME-SLOT ASSIGNER, 22 Pin, Plastic, DIP
MC14419P 制造商:Motorola Inc 功能描述:ENCODER, 16 Pin, Plastic, DIP
MC14433P 制造商:Motorola Inc 功能描述:
MC1443G 制造商:Motorola Inc 功能描述: