参数资料
| 型号： | MC34708VM |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 108/159页 |
| 文件大小： | 0K |
| 描述： | IC POWER MANAGEMENT 206MAPBGA |
| 标准包装： | 160 |
| 应用： | 通用 |
| 电源电压： | 1.8 V ~ 4.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 206-LFBGA |
| 供应商设备封装： | 206-MAPBGA（13x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页当前第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
Functional Block Description
7.9.2
7.9.2.1
I 2 C Interface
I 2 C Configuration
When configured for I 2 C mode, the interface may be used to access the complete register map previously described for SPI
access. Since SPI configuration is more typical, references within this document will generally refer to the common register set
as a “SPI map” and bits as “SPI bits”; however, it should be understood that access reverts to I 2 C mode when configured as such.
The SPI pins CLK and MISO are reused for the SCL and SDA lines respectively. Selection of I 2 C mode for the interface is
configured by hard-wiring the CS pin to VCOREDIG on the application board. The state of CS is latched in during the initialization
phase of a Cold Start sequence, so the I 2 CS bit is defined for bus configuration before the interface is activated. The pull-down
on CS will be deactivated if the high state is detected (indicating I 2 C mode).
In I 2 C mode, the MISO pin is connected to the bus as an open drain driver, and the logic level is set by an external pull-up. The
part can function only as an I 2 C slave device, not as a host.
7.9.2.2
I 2 C Device ID
I 2 C interface protocol requires a device ID for addressing the target IC on a multi-device bus. To allow flexibility in addressing for
bus conflict avoidance, pin programmable selection is provided to allow configuration for the address LSB(s). This product
supports 7-bit addressing only; support is not provided for 10-bit or general Call addressing.
Because the MOSI pin is not utilized for I 2 C communication, it is reassigned for pin programmable address selection by
hardwiring to VCOREDIG or GND at the board level when configured for I 2 C mode. MOSI will act as Bit 0 of the address. The
I 2 C address assigned to FSL PM ICs (shared amongst our portfolio) is given as follows:
00010-A1-A0, the A1 and A0 bits are allowed to be configured for either 1 or 0. The A1 address bit is internally hardwired as a
“0”, leaving the LSB A0 for board level configuration. The designated address then is defined as: 000100-A0.
7.9.2.3
I 2 C Operation
The I 2 C mode of the interface is implemented generally following the Fast Mode definition which supports up to 400 kbits/s
operation. (Exceptions to the standard are noted to be 7-bit only addressing, and no support for general Call addressing) Timing
diagrams, electrical specifications, and further details on this bus standard, is available on the internet, by typing ?
“I 2 C specification” in the web search string field.
Standard I 2 C protocol utilizes bytes of 8 bits, with an acknowledge bit (ACK) required between each byte. However, the number
of bytes per transfer is unrestricted. The register map is organized in 24 bit registers which corresponds to the 24 bit words
supported by the SPI protocol of this product. To ensure that I 2 C operation mimics SPI transactions in behavior of a complete 24
bit word being written in one transaction, software is expected to perform write transactions to the device in 3-byte sequences,
beginning with the MSB. Internally, data latching will be gated by the acknowledge at the completion of writing the third
consecutive byte.
Failure to complete a 3-byte write sequence will abort the I 2 C transaction and the register will retain its previous value. This could
be due to a premature STOP command from the master, for example.
I 2 C read operations are also performed in byte increments separated by an ACK. Read operations also begin with the MSB and
3-bytes will be sent out unless a STOP command or NACK is received prior to completion.
The following examples show how to write and read data to the IC. The host initiates and terminates all communication. The host
sends a master command packet after driving the start condition. The device will respond to the host if the master command
packet contains the corresponding slave address. In the following examples, the device is shown always responding with an ACK
to transmissions from the host. If at any time a NAK is received, the host should terminate the current transaction and retry the
transaction.
MC34708
Analog Integrated Circuit Device Data ?
Freescale Semiconductor
108
相关PDF资料 |
PDF描述 |
|---|---|
| MC34710EWR2 | IC PWR SUPPLY ADJ DUAL SW 32SOIC |
| MC34712EPR2 | IC CONVERTER DDR 24QFN |
| MC34713EPR2 | IC CONVERTER DDR 24QFN |
| MC34716EPR2 | IC CONVERTER DDR 26QFN |
| MC34717EPR2 | IC CONVERTER DDR 26QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC34708VMR2 | 功能描述:PMIC 解决方案 PMIC 5S 6LDO BST 10BTADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34709 | 制造商:SPC Multicomp 功能描述:HEADER R/ANGLE 12WAY 制造商:SPC Multicomp 功能描述:HEADER, R/ANGLE, 12WAY 制造商:SPC Multicomp 功能描述:WIRE-BOARD CONN, RECEPTACLE, 12POS, 3MM; Series:2261(5561); Pitch Spacing:3mm; Contact Termination:Through Hole Right Angle; No. of Contacts:12; No. of Rows:2; Connector Mounting:PCB; Gender:Receptacle; Contact Material:Copper Alloy ;RoHS Compliant: Yes |
| MC34709VK | 功能描述:PMIC 解决方案 PMIC 5SW, 6 LDO BST, 10 Bit ADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34709VKR2 | 功能描述:PMIC 解决方案 PMIC 5SW, 6 LDO BST, 10 Bit ADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC3470N | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。