参数资料
| 型号： | MC34708VM |
| 厂商： | Freescale Semiconductor |
| 文件页数： | 41/159页 |
| 文件大小： | 0K |
| 描述： | IC POWER MANAGEMENT 206MAPBGA |
| 标准包装： | 160 |
| 应用： | 通用 |
| 电源电压： | 1.8 V ~ 4.5 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 206-LFBGA |
| 供应商设备封装： | 206-MAPBGA（13x13） |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页当前第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页
Functional Block Description
Table 23. PWRONx Hardware Debounce Bit Settings (40)
Bits
PWRONxDBNC[1:0]
State
00
01
10
11
Turn On
Debounce (ms)
0.0
31.25
125
750
Falling Edge INT
Debounce (ms)
31.25
31.25
125
750
Rising Edge INT
Debounce (ms)
31.25
31.25
31.25
31.25
Notes
40. The sense bit PWRONxS is not debounced and follows the state of the PWRONx pin.
? Battery Attach: This occurs when BP crosses the LOWBATT threshold which is equivalent to attaching a charged battery to
the product.
? USB Attach: VBUS pulled high with corresponding interrupt and sense bits USBDET and USBDETS. This is equivalent to
plugging in a USB cable connected to a host powering the VBUS line. The battery voltage should be above LOWBATT. For
? RTC Alarm: TOD and DAY become equal to the alarm setting programmed. This allows powering up a product at a preset
? System Restart: System restart which may occur after a system reset as described earlier in this section. This is an optional
function, see Turn Off Events . BP should be above LOWBATT.
? Global System Reset: The global reset feature powers down the part, resets the SPI registers to their default value including
all the RTCPORB registers (except the DRM bit, and the RTC registers), and then powers back on. To enable a global reset,
the GLBRST pin needs to be pulled low for greater than GLBRSTTMR [1:0] seconds and then pulled back high (defaults to
12 s). BP should be above LOWBATT.
Table 24. Global Reset Time Settings
7.5.3.5
Turn Off Events
Bits
GLBRSTTMR[1:0]
State
00
01
10
11 (default)
Time (s)
INVALID
4
8
12
? Power Button Press (via WDI): User shutdown of a product is typically done by pressing the power button connected to the
PWRONx pin. This will generate an interrupt (PWRONxI), but will not directly power off the part. The product is powered off
by the processor’s response to this interrupt, which will be to pull WDI low. Pressing the power button is therefore, under
normal circumstances, not considered as a turn off event for the state machine. However, since the button press power down
is the most common turn off method for end products, it is described in this section as the product implementation for a WDI
initiated Turn Off event. Note that the software can configure a user initiated power down, via a power button press for
transition to a Low Power Off mode (Memory Hold or User Off) for a quicker restart than the default transition into the Off state.
? Power Button System Reset: A secondary application of the PWRONx pins is the option to generate a system reset. This is
recognized as a Turn Off event. By default, the system reset function is disabled but can be enabled by setting the
PWRONxRSTEN bits. When enabled, a four second long press on the power button will cause the device to go to the Off
mode, and as a result, the entire application will power down. An interrupt SYSRSTI is generated upon the next power up.
Alternatively, the system can be configured to restart automatically by setting the RESTARTEN bit.
? Thermal Protection: If the die gets overheated, the thermal protection will power off the part to avoid damage. A Turn On
event will not be accepted while the thermal protection is still being tripped. The part will remain in Off mode until cooling
sufficiently to accept a Turn On event. There are no specific interrupts related to this, other than the warning interrupts.
? BP lower than VBAT_TRKL: When the voltage at BP drops below VBAT_TRKL[1:0] - 100mV, the state machine will
transition to the Off mode. The SDWNB pin is used to notify the processor that the PMIC is going to immediately shutdown.
The PMIC will bring the SDWNB pin low for one 32 kHz clock cycle before powering down. This signal will then be brought
back high into the power off state.
MC34708
Analog Integrated Circuit Device Data ?
41
Freescale Semiconductor
相关PDF资料 |
PDF描述 |
|---|---|
| MC34710EWR2 | IC PWR SUPPLY ADJ DUAL SW 32SOIC |
| MC34712EPR2 | IC CONVERTER DDR 24QFN |
| MC34713EPR2 | IC CONVERTER DDR 24QFN |
| MC34716EPR2 | IC CONVERTER DDR 26QFN |
| MC34717EPR2 | IC CONVERTER DDR 26QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC34708VMR2 | 功能描述:PMIC 解决方案 PMIC 5S 6LDO BST 10BTADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34709 | 制造商:SPC Multicomp 功能描述:HEADER R/ANGLE 12WAY 制造商:SPC Multicomp 功能描述:HEADER, R/ANGLE, 12WAY 制造商:SPC Multicomp 功能描述:WIRE-BOARD CONN, RECEPTACLE, 12POS, 3MM; Series:2261(5561); Pitch Spacing:3mm; Contact Termination:Through Hole Right Angle; No. of Contacts:12; No. of Rows:2; Connector Mounting:PCB; Gender:Receptacle; Contact Material:Copper Alloy ;RoHS Compliant: Yes |
| MC34709VK | 功能描述:PMIC 解决方案 PMIC 5SW, 6 LDO BST, 10 Bit ADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC34709VKR2 | 功能描述:PMIC 解决方案 PMIC 5SW, 6 LDO BST, 10 Bit ADC RoHS:否 制造商:Texas Instruments 安装风格:SMD/SMT 封装 / 箱体:QFN-24 封装:Reel |
| MC3470N | 制造商:Texas Instruments 功能描述: |
发布紧急采购，3分钟左右您将得到回复。