参数资料
型号: MC68302CRC16C
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, CPGA132
封装: PGA-132
文件页数: 13/128页
文件大小: 641K
代理商: MC68302CRC16C
xii
MC68EN302 USER’S MANUAL
MOTOROLA
LIST OF FIGURES
Figure
Title
Page
Number
Figure 1-1.
MC68EN302 Block Diagram ................................................................... 1-2
Figure 2-1.
Top Level Bus Structure.......................................................................... 2-1
Figure 2-2.
8-bit External to 16-bit Internal Read ...................................................... 2-8
Figure 2-3.
16-bit Internal to 8-bit External Write....................................................... 2-8
Figure 2-4.
Word Read with 3-Clock 8-Bit Accesses................................................. 2-9
Figure 2-5.
Word Write with 3-Clock 8-Bit Accesses................................................. 2-9
Figure 2-6.
Fast Cycle Word Read with –1 Wait State ............................................ 2-10
Figure 2-7.
Fast Cycle Word Write with -1 Wait State ............................................. 2-10
Figure 2-8.
External and Internal Interrupt Prioritization.......................................... 2-13
Figure 3-1.
Consecutive Four-Clock Accesses ........................................................ 3-4
Figure 3-2.
Five-Clock Accesses with Three-Clock Precharge ................................ 3-5
Figure 3-3.
Precharge With DRAM Access Active ................................................... 3-6
Figure 4-1.
Ethernet Controller Block Diagram.......................................................... 4-2
Figure 4-2.
Ethernet Receive Buffer D.0escriptor (Rx BD)...................................... 4-13
Figure 4-3.
Ethernet Transmit Buffer Descriptor (Tx BD) ........................................ 4-16
Figure 4-4.
Ethernet Address Recognition Flowchart.............................................. 4-25
Figure 4-5.
AR Memory Map - Perfect Match Mode................................................ 4-26
Figure 4-6.
AR Memory Map - Hash Mode.............................................................. 4-27
Figure 7-1.
Test Logic Block Diagram ....................................................................... 7-2
Figure 7-2.
TAP Controller State Machine................................................................. 7-3
Figure 7-3.
Output Latch Cell (iocell)......................................................................... 7-8
Figure 7-4.
Input Pin Cell (iscell) ............................................................................... 7-8
Figure 7-5.
Control Cell (dicell).................................................................................. 7-9
Figure 7-6.
Bidirectional Cell (bicell).......................................................................... 7-9
Figure 7-7.
Output Enable Cell (encell) ................................................................... 7-10
Figure 7-8.
Output Enable Cell (encello) ................................................................. 7-10
Figure 7-9.
Output Enable Cell (clko_encell)........................................................... 7-11
Figure 7-10. General Arrangement for Bidirectional Pins.......................................... 7-12
Figure 7-11. Bypass Register .................................................................................... 7-13
Figure 8-1.
DRAM Read Cycle .................................................................................. 8-3
Figure 8-2.
DRAM Write Cycle .................................................................................. 8-4
Figure 8-3.
DRAM Refresh ........................................................................................ 8-5
Figure 8-4.
Ethernet Collision Timing ........................................................................ 8-6
Figure 8-5.
Ethernet Receive Timing......................................................................... 8-6
Figure 8-6.
Ethernet Transmit Timing........................................................................ 8-6
Figure 8-7.
Test Clock Input Timing Diagram............................................................ 8-7
Figure 8-8.
TRST Timing Diagram ............................................................................ 8-7
Figure 8-9.
Boundary Scan (JTAG) Timing Diagram................................................. 8-8
Figure 8-10. Test Access Port Timing Diagram........................................................... 8-8
相关PDF资料
PDF描述
MC9S12DJ256CVFU 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC68HC705C5CP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP40
M37471M8-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
M37478M4-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
M37478M8-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP56
相关代理商/技术参数
参数描述
MC68302CRC20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual
MC68302CRC20C 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68302EH16C 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68302EH16C 制造商:Freescale Semiconductor 功能描述:32-Bit Microcontroller IC
MC68302EH16CB1 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324