参数资料
型号: MC68302CRC16C
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 4 CHANNEL(S), 10M bps, LOCAL AREA NETWORK CONTROLLER, CPGA132
封装: PGA-132
文件页数: 83/128页
文件大小: 641K
代理商: MC68302CRC16C
ETHERNET Controller
MOTOROLA
MC68EN302 REFERENCE MANUAL
4-19
operaton begins for the second frame as the frame status of the first frame is determined.
Frame status is not available until after the 4 microsecond heartbeat window at the end of
transmission.
When ETHER_EN changes from 0 to 1, the transmit process starts at Buffer Descriptor+
$C00 and the receiver begins processing BDs at offset $C40, $C80, $D00, or $E00
depending on BDSIZE. When GTS (graceful transmit stop) is set, the transmitter halts once
any unfinished transmit frames have completed transmission and the Buffer Descriptors
have been updated. The transmitter then generates a GRA interrupt. When GTS is cleared
(0), the transmitter begins transmission with the next frame in the transmit queue.
4.3.2 DMA LOGIC
The DMA block transfers data between the FIFOs and the data buffers that Buffer
Descriptors point to. The DMA block must arbitrate for access to the module bus. Once the
module bus controller has received a grant for the 68000 bus, a module bus grant is passed
to the DMA controller. The DMA controller alternates between transmit and receive DMA,
passing over either one if there is no outstanding data.
If there is receive data but no available buffer to place the data in, a BSY (BUSY) interrupt
is generated.
Once a data flow direction is chosen between transmit and receive, the DMA machine
continues to read a word or byte until it releases the bus and returns to the idle state. The
DMA machine will release the bus on any of the following conditions:
The burst limit counter is reached.
An end of frame (EOF) has been reached.
The receive FIFO has been emptied.
The transmit FIFO has been filled.
At the end of a buffer.
At the beginning or end of a buffer, a byte access occurs if necessary. Once the DMA
machine releases bus mastership, if additional data must be moved, the DMA machine
generates another bus request.
4.4 TRANSMIT AND RECEIVE FIFOS
The Ethernet controller contains separate 128-byte transmit and receive FIFOs organized
as 64 locations x 18 bits each with 16 bits for data and 2 for tag information. Each FIFO has
independent control logic allowing full duplex operation.
4.4.1 TRANSMIT FIFO
The transmit FIFO control logic provides flow control information to the transmit buffer
descriptor logic. The timing for new transmit DMAs depends upon the WMRK and TSRLY
bits in the EDMA register as well as the number of locations currently available in the FIFO.
相关PDF资料
PDF描述
MC9S12DJ256CVFU 16-BIT, FLASH, 25 MHz, MICROCONTROLLER, PQFP80
MC68HC705C5CP 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PDIP40
M37471M8-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
M37478M4-XXXSP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP42
M37478M8-XXXFP 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PQFP56
相关代理商/技术参数
参数描述
MC68302CRC20 制造商:MOTOROLA 制造商全称:Motorola, Inc 功能描述:Integrated Multiprotocol Processor User’s Manual
MC68302CRC20C 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68302EH16C 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324
MC68302EH16C 制造商:Freescale Semiconductor 功能描述:32-Bit Microcontroller IC
MC68302EH16CB1 功能描述:微处理器 - MPU 68K INTGR COM PROC DMA RoHS:否 制造商:Atmel 处理器系列:SAMA5D31 核心:ARM Cortex A5 数据总线宽度:32 bit 最大时钟频率:536 MHz 程序存储器大小:32 KB 数据 RAM 大小:128 KB 接口类型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作电源电压:1.8 V to 3.3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-324