- 您现在的位置：买卖IC网 > PDF目录69029 > MC68HCP11A1CFNE3 (MOTOROLA INC) 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52 PDF资料下载
参数资料
| 型号： | MC68HCP11A1CFNE3 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52 |
| 封装： | PLASTIC, LCC-52 |
| 文件页数： | 149/158页 |
| 文件大小： | 776K |
| 代理商： | MC68HCP11A1CFNE3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页当前第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
MOTOROLA
RESETS, INTERRUPTS, AND LOW POWER MODES
MC68HC11A8
9-10
TECHNICAL DATA
9
bit related interrupt structure has no effect on the X bit, the external XIRQ pin remains
effectively non-masked. In the interrupt priority logic, the XIRQ interrupt is a higher pri-
ority than any source that is maskable by the I bit. All I bit related interrupts operate
normally with their own priority relationship. When an I bit related interrupt occurs, the
I bit is automatically set by hardware after stacking the condition code register byte,
but the X bit is not affected. When an X bit related interrupt occurs, both the X bit and
the I bit are automatically set by hardware after stacking the condition code register.
An RTI (return from interrupt) instruction restores the X and I bits to their pre-interrupt
request state.
9.2.4 Priority Structure
Interrupts obey a fixed hardware priority circuit to resolve simultaneous requests; how-
ever, one I bit related interrupt source may be elevated to the highest I bit priority po-
sition in the resolution circuit. The first six interrupt sources are not masked by the I bit
in the condition code register and have the fixed priority interrupt relationship of: reset,
clock monitor fail, COP fail, illegal opcode, and XIRQ. (SWI is actually an instruction
and has highest priority other than reset in the sense that once the SWI opcode is
fetched, no other interrupt can be honored until the SWI vector has been fetched).
Each of these sources is an input to the priority resolution circuit. The highest I bit
masked priority input to the resolution circuit is assigned under software control (of the
HPRIO register) to be connected to any one of the remaining I bit related interrupt
sources. In order to avoid timing races, the HPRIO register may only be written while
the I bit related interrupts are inhibited (I bit in condition code register is a logic one).
An interrupt that is assigned to this high priority position is still subject to masking by
any associated control bits or the I bit in the condition code register. The interrupt vec-
tor address is not affected by assigning a source to this higher priority position.
normal processing. Figure 9-4 shows how the CPU begins from a reset and how in-
terrupt detection relates to normal opcode fetches. Figure 9-5 is an expansion of a
block in Figure 9-4 and shows how interrupt priority is resolved. Figure 9-6 is an ex-
pansion of the SCI interrupt block in Figure 9-5. Figure 9-6 shows the resolution of
interrupt sources within the SCI subsystem.
9.2.5 Highest Priority I Interrupt Register (HPRIO)
This register is used to select one of the I bit related interrupt sources to be elevated
to the highest I bit masked position in the priority resolution circuit. In addition, four mis-
cellaneous system control bits are included in this register.
RBOOT — Read Bootstrap ROM
The read bootstrap ROM bit only has meaning when the SMOD bit is a one (special
bootstrap mode or special test mode). At all other times, this bit is clear and may not
be written.
7
654321
0
$103C
RBOOT
SMOD
MDA
IRV
PSEL3
PSEL2
PSEL1
PSEL0
HPRIO
RESET
————
0101
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HLC705KJ1C | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16 |
| MC68HRC08JK1CDW | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC08JK1CP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC08JK1CDW | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC08JK3MDW | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HCP11A1FN | 制造商:MOTORALA 功能描述: |
| MC68HCP11E0CP2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HCP11E0FN | 功能描述:MICROCONTROLLER MCU 8ADC 3MHC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| MC68HCP11E0FNE | 功能描述:8位微控制器 -MCU 8B MCU 512RAM COP A/D RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HCP11E1CFNE2 | 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。