- 您现在的位置：买卖IC网 > PDF目录69029 > MC68HCP11A1CFNE3 (MOTOROLA INC) 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52 PDF资料下载
参数资料
| 型号： | MC68HCP11A1CFNE3 |
| 厂商： | MOTOROLA INC |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52 |
| 封装： | PLASTIC, LCC-52 |
| 文件页数： | 83/158页 |
| 文件大小： | 776K |
| 代理商： | MC68HCP11A1CFNE3 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页当前第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页
MOTOROLA
ON-CHIP MEMORY
MC68HC11A8
3-4
TECHNICAL DATA
3
In expanded multiplexed operating modes, memory locations are basically the same
as the single- chip operating modes; however, the locations between the shaded ar-
eas (designated EXT) are for externally addressed memory and l/O. If an external
memory or l/O device is located to overlap an enabled internal resource, the internal
resource will take priority. For reads of such an address the data (if any) driving the
port C data inputs is ignored and will not result in any harmful conflict with the internal
read. For writes to such an address data is driven out of the port C data pins as well
as to the internal location. No external devices should drive port C during write access-
es to internal locations; however, there is normally no conflict since the external ad-
dress decode and/ or data direction control should incorporate the R/W signal in their
development. The R/W, AS, address, and write data signals are valid for all accesses
including accesses to internal memory and registers.
The special bootstrap operating mode memory locations are similar to the single-chip
operating mode memory locations except that a bootstrap program at memory loca-
tions $BF40 through $BFFF is enabled. The reset and interrupt vectors are addressed
at $BFC0–$BFFF while in the special bootstrap operating mode. These vector ad-
dresses are within the 192 byte memory used for the bootstrap program.
The special test operating mode memory map is the same as the expanded multi-
plexed operating mode memory map except that the reset and interrupt vectors are
located at external memory locations $BFC0–$BFFF.
3.2 RAM and I/O Mapping Register (INIT)
There are 64 internal registers which are used to control the operation of the MCU.
These registers can be relocated on 4K boundaries within the memory space, using
the INIT register. Refer to Table 3-1 for a complete list of the registers. The registers
and control bits are explained throughout this document.
The INIT register is a special-purpose 8-bit register which may be used during initial-
ization to change the default locations of RAM and control registers within the MCU
memory map. It may be written to only once within the initial 64 E clock cycles after a
reset and thereafter becomes a read-only register.
The default starting address for internal RAM is $0000 and the default starting address
for the 64 control registers is $1000 (the INIT register is set to $01 at reset). The upper
four bits of the INIT register specify the starting address for the 256 byte RAM and the
lower four bits of INIT specify the starting address for the 64 control registers. These
four bits are matched to the upper four bits of the 16-bit address.
Throughout this document, the control register addresses will be displayed with the
high-order digit shown as a bold “1” to indicate that the register block may be relocated
to some 4K memory page other than its default position of $1000-$103F.
76543210
$103D
RAM3
RAM2
RAM1
RAM0
REG3
REG2
REG1
REG0
INIT
RESET
00000001
相关PDF资料 |
PDF描述 |
|---|---|
| MC68HLC705KJ1C | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16 |
| MC68HRC08JK1CDW | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC08JK1CP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC08JK1CDW | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC08JK3MDW | 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDSO20 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MC68HCP11A1FN | 制造商:MOTORALA 功能描述: |
| MC68HCP11E0CP2 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| MC68HCP11E0FN | 功能描述:MICROCONTROLLER MCU 8ADC 3MHC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:HC11 标准包装:250 系列:56F8xxx 核心处理器:56800E 芯体尺寸:16-位 速度:60MHz 连通性:CAN，SCI，SPI 外围设备:POR，PWM，温度传感器，WDT 输入/输出数:21 程序存储器容量:40KB（20K x 16） 程序存储器类型:闪存 EEPROM 大小:- RAM 容量:6K x 16 电压 - 电源 (Vcc/Vdd):2.25 V ~ 3.6 V 数据转换器:A/D 6x12b 振荡器型:内部 工作温度:-40°C ~ 125°C 封装/外壳:48-LQFP 包装:托盘 配用:MC56F8323EVME-ND - BOARD EVALUATION MC56F8323 |
| MC68HCP11E0FNE | 功能描述:8位微控制器 -MCU 8B MCU 512RAM COP A/D RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| MC68HCP11E1CFNE2 | 功能描述:8位微控制器 -MCU 8B MCU 512 BYTES RAM RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。