参数资料
型号: MSC7119VM1200
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 0-BIT, 300 MHz, OTHER DSP, PBGA400
封装: LEAD FREE, MAPBGA-400
文件页数: 1/60页
文件大小: 1138K
代理商: MSC7119VM1200
Freescale Semiconductor
Data Sheet
Document Number: MSC7119
Rev. 8, 4/2008
Freescale Semiconductor, Inc., 2004, 2008. All rights reserved.
MSC7119
MAP-BGA–400
17 mm
× 17 mm
StarCore SC1400 DSP extended core with one SC1400 DSP
core, 256 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte
instruction cache (ICache), four-entry write buffer, programmable
interrupt controller (PIC), and low-power Wait and Stop
processing modes.
192 Kbyte M2 memory for critical data and temporary data
buffering.
8 Kbyte boot ROM.
AHB-Lite crossbar switch that allows parallel data transfers
between four master ports and six slave ports, where each port
connects to an AHB-Lite bus; fixed or round robin priority
programmable at each slave port; programmable bus parking at
each slave port; low power mode.
Internal PLL generates up to 300 MHz clock for the SC1400 core
and up to 150 MHz for the crossbar switch, DMA channels, M2
memory, and other peripherals.
Clock synthesis module provides predivision of PLL input clock;
independent clocking of the internal timers and DDR module;
programmable operation in the SC1400 low power Stop mode;
independent shutdown of different regions of the device.
Enhanced 16-bit wide host interface (HDI16) provides a glueless
connection to industry-standard microcomputers,
microprocessors, and DSPs and can also operate with an 8-bit host
data bus, making if fully compatible with the DSP56300 HI08
from the external host side.
DDR memory controller that supports byte enables for up to a
32-bit data bus; glueless interface to 150 MHz 14-bit page mode
DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte;
and 16-bit or 32-bit external data bus.
Programmable memory interface with independent read buffers,
programmable predictive read feature for each buffer, and a write
buffer.
System control unit performs software watchdog timer function;
includes programmable bus time-out monitors on AHB-Lite slave
buses; includes bus error detection and programmable time-out
monitors on AHB-Lite master buses; and has address
out-of-range detection on each crossbar switch buses.
Event port collects and counts important signal events including
DMA and interrupt requests and trigger events such as interrupts,
breakpoints, DMA transfers, or wake-up events; units operate
independently, in sequence, or triggered externally; can be used
standalone or with the OCE10.
Multi-channel DMA controller with 32 time-multiplexed
unidirectional channels, priority-based time-multiplexing
between channels using 32 internal priority levels, fixed- or
round-robin-priority operation, major-minor loop structure, and
DONE or DRACK protocol from requesting units.
Two independent TDM modules with independent receive and
transmit, programmable sharing of frame sync and clock,
programmable word size (8 or 16-bit), hardware-base
A-law/
μ-law conversion, up to 50 Mbps data rate per TDM, up to
128 channels, with glueless interface to E1/T1 frames and MVIP,
SCAS, and H.110 buses.
Ethernet controller with support for 10/100 Mbps MII/RMII
designed to comply with IEEE Std. 802.3, 802.3u, 802.3x,
and 802.3ac; with internal receive and transmit FIFOs and a
FIFO controller; direct access to internal memories via its own
DMA controller; full and half duplex operation; programmable
maximum frame length; virtual local area network (VLAN) tag
and priority support; retransmission of transmit FIFO following
collision; CRC generation and verification for inbound and
outbound packets; and address recognition including
promiscuous, broadcast, individual address. hash/exact match,
and multicast hash match.
UART with full-duplex operation up to 5.0 Mbps.
Up to 41 general-purpose input/output (GPIO) ports.
I2C interface that allows booting from EEPROM devices up to 1
Mbyte.
Two quad timer modules, each with sixteen configurable 16-bit
timers.
fieldBIST unit detects and provides visibility into unlikely field
failures for systems with high availability to ensure structural
integrity, that the device operates at the rated speed, is free from
reliability defects, and reports diagnostics for partial or complete
device inoperability.
Standard JTAG interface allows easy integration to system
firmware and internal on-chip emulation (OCE10) module.
Optional booting external host via 8-bit or 16-bit access through
the HDI16, I2C, or SPI using in the boot ROM to access serial SPI
Flash/EEPROM devices; different clocking options during boot
with the PLL on or off using a variety of input frequency ranges.
Low-Cost 16-bit DSP with
DDR Controller and 10/100
Mbps Ethernet MAC
相关PDF资料
PDF描述
MSC8102M4000 32-BIT, 75 MHz, OTHER DSP, CBGA431
MSC8122TVT6400 32-BIT, 400 MHz, OTHER DSP, PBGA431
MSC8122TVT4800V 32-BIT, 300 MHz, OTHER DSP, PBGA431
MSC8122MP8000 32-BIT, 500 MHz, OTHER DSP, PBGA431
MSC8144ETVT800B 133 MHz, OTHER DSP, PBGA783
相关代理商/技术参数
参数描述
MSC711XADS 功能描述:开发板和工具包 - 其他处理器 DEV SYS FOR FSL 711X DEV RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MSC711XEVM 功能描述:开发板和工具包 - 其他处理器 EVAL KIT W/FULL LIC CW RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MSC711XEVMT 功能描述:KIT EVAL W/FULL LIC CW RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:* 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
MSC7121VRF 制造商:Freescale Semiconductor 功能描述:GPON UMC 140 MHZ - Trays
MSC7128 制造商:OKI 制造商全称:OKI electronic componets 功能描述:5 x 7-Dot Character x 16-Digit Display Controller/Driver