- 您现在的位置：买卖IC网 > PDF目录45388 > MSC7119VM1200 (FREESCALE SEMICONDUCTOR INC) 0-BIT, 300 MHz, OTHER DSP, PBGA400 PDF资料下载
参数资料
| 型号： | MSC7119VM1200 |
| 厂商： | FREESCALE SEMICONDUCTOR INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 300 MHz, OTHER DSP, PBGA400 |
| 封装： | LEAD FREE, MAPBGA-400 |
| 文件页数： | 26/60页 |
| 文件大小： | 1138K |
| 代理商： | MSC7119VM1200 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页当前第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
MSC7119 Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
32
2.5.7
HDI16 Signals
Table 25. Host Interface (HDI16) Timing1, 2
No.
Characteristics3
Expression
Value
Unit
40
Host Interface Clock period
TCORE
Note 1
ns
44a
Read data strobe minimum assertion width4
HACK read minimum assertion width
2.0
× TCORE + 9.0
Note 11
ns
44b
Read data strobe minimum deassertion width4
HACK read minimum deassertion width
1.5
× TCORE
Note 11
ns
44c
Read data strobe minimum deassertion width4 after “Last Data Register”
reads5,6, or between two consecutive CVR, ICR, or ISR reads7
HACK minimum deassertion width after “Last Data Register” reads5,6
2.5
× TCORE
Note 11
ns
45
Write data strobe minimum assertion width8
HACK write minimum assertion width
1.5
× TCORE
Note 11
ns
46
Write data strobe minimum deassertion width8
HACK write minimum deassertion width after ICR, CVR and Data Register
writes5
2.5
× TCORE
Note 11
ns
47
Host data input minimum setup time before write data strobe deassertion8
Host data input minimum setup time before HACK write deassertion
—
2.5
ns
48
Host data input minimum hold time after write data strobe deassertion8
Host data input minimum hold time after HACK write deassertion
—
2.5
ns
49
Read data strobe minimum assertion to output data active from high
impedance4
HACK read minimum assertion to output data active from high impedance
—
1.0
ns
50
Read data strobe maximum assertion to output data valid4
HACK read maximum assertion to output data valid
(2.0
× TCORE) + 8.0
Note 11
ns
51
Read data strobe maximum deassertion to output data high impedance4
HACK read maximum deassertion to output data high impedance
—
9.0
ns
52
Output data minimum hold time after read data strobe deassertion4
Output data minimum hold time after HACK read deassertion
—
1.0
ns
53
HCS[1–2] minimum assertion to read data strobe assertion4
—0.5
ns
54
HCS[1–2] minimum assertion to write data strobe assertion8
—0.0
ns
55
HCS[1–2] maximum assertion to output data valid
(2.0
× TCORE) + 6.0
Note 11
ns
56
HCS[1–2] minimum hold time after data strobe deassertion9
—0.5
ns
57
HA[0–2], HRW minimum setup time before data strobe assertion9
—5.0
ns
58
HA[0–2], HRW minimum hold time after data strobe deassertion9
—5.0
ns
61
Maximum delay from read data strobe deassertion to host request
deassertion for “Last Data Register” read4, 5, 10
(3.0
× TCORE) + 6.0
Note 11
ns
62
Maximum delay from write data strobe deassertion to host request
deassertion for “Last Data Register” write5,8,10
(3.0
× TCORE) + 6.0
Note 11
ns
63
Minimum delay from DMA HACK (OAD=0) or Read/Write data
strobe(OAD=1) deassertion to HREQ assertion.
(2.0
× TCORE) + 1.0
Note 11
ns
64
Maximum delay from DMA HACK (OAD=0) or Read/Write data
strobe(OAD=1) assertion to HREQ deassertion
(5.0
× TCORE) + 6.0
Note 11
ns
Notes:
1.
TCORE = core clock period. At 300 MHz, TCORE = 3.333 ns.
2.
In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.
3.
VDD = 3.3 V ± 0.15 V; TJ = –40°C to +105 °C, CL = 30 pF for maximum delay timings and CL = 0 pF for minimum delay timings.
4.
The read data strobe is HRD/HRD in the dual data strobe mode and HDS/HDS in the single data strobe mode.
5.
For 64-bit transfers, the “last data register” is the register at address 0x7, which is the last location to be read or written in data
transfers. This is RX0/TX0 in the little endian mode (HBE = 0), or RX3/TX3 in the big endian mode (HBE = 1).
6.
This timing is applicable only if a read from the “last data register” is followed by a read from the RX[0–3] registers without first
polling RXDF or HREQ bits, or waiting for the assertion of the HREQ/HREQ signal.
7.
This timing is applicable only if two consecutive reads from one of these registers are executed.
8.
The write data strobe is HWR in the dual data strobe mode and HDS in the single data strobe mode.
9.
The data strobe is host read (HRD/HRD) or host write (HWR/HWR) in the dual data strobe mode and host data strobe
(HDS/HDS) in the single data strobe mode.
10. The host request is HREQ/HREQ in the single host request mode and HRRQ/HRRQ and HTRQ/HTRQ in the double host
request mode. HRRQ/HRRQ is deasserted only when HOTX fifo is empty, HTRQ/HTRQ is deasserted only if HORX fifo is full
11. Compute the value using the expression.
12. The read and write data strobe minimum deassertion width for non-”last data register” accesses in single and dual data strobe
modes is based on timings 57 and 58.
相关PDF资料 |
PDF描述 |
|---|---|
| MSC8102M4000 | 32-BIT, 75 MHz, OTHER DSP, CBGA431 |
| MSC8122TVT6400 | 32-BIT, 400 MHz, OTHER DSP, PBGA431 |
| MSC8122TVT4800V | 32-BIT, 300 MHz, OTHER DSP, PBGA431 |
| MSC8122MP8000 | 32-BIT, 500 MHz, OTHER DSP, PBGA431 |
| MSC8144ETVT800B | 133 MHz, OTHER DSP, PBGA783 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MSC711XADS | 功能描述:开发板和工具包 - 其他处理器 DEV SYS FOR FSL 711X DEV RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MSC711XEVM | 功能描述:开发板和工具包 - 其他处理器 EVAL KIT W/FULL LIC CW RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压: |
| MSC711XEVMT | 功能描述:KIT EVAL W/FULL LIC CW RoHS:是 类别:编程器，开发系统 >> 过时/停产零件编号 系列:* 标准包装:1 系列:- 传感器类型:CMOS 成像，彩色（RGB） 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MSC7121VRF | 制造商:Freescale Semiconductor 功能描述:GPON UMC 140 MHZ - Trays |
| MSC7128 | 制造商:OKI 制造商全称:OKI electronic componets 功能描述:5 x 7-Dot Character x 16-Digit Display Controller/Driver |
发布紧急采购，3分钟左右您将得到回复。