参数资料
型号: MSC7119VM1200
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: 0-BIT, 300 MHz, OTHER DSP, PBGA400
封装: LEAD FREE, MAPBGA-400
文件页数: 17/60页
文件大小: 1138K
代理商: MSC7119VM1200
MSC7119 Data Sheet, Rev. 8
Electrical Characteristics
Freescale Semiconductor
24
2.5.3
Reset Timing
The MSC7119 device has several inputs to the reset logic. All MSC7119 reset sources are fed into the reset controller, which
takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause
a reset. Table 14 describes the reset sources.
Table 15 summarizes the reset actions that occur as a result of the different reset sources.
2.5.3.1
Power-On Reset (PORESET) Pin
Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after
external power to the MSC7119 reaches at least 2/3 VDD.
Table 14. Reset Sources
Name
Direction
Description
Power-on reset
(PORESET)
Input
Initiates the power-on reset flow that resets the MSC7119 and configures various attributes of the
MSC7119. On PORESET, the entire MSC7119 device is reset. SPLL and DLL states are reset,
HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The
system is configured only when PORESET is asserted.
External Hard
reset (HRESET)
Input/ Output
Initiates the hard reset flow that configures various attributes of the MSC7119. While HRESET is
asserted, HRESET is an open-drain output. Upon hard reset, HRESET is driven and the SC1400
extended core is reset.
Software
watchdog reset
Internal
When the MSC7119 watchdog count reaches zero, a software watchdog reset is signalled. The
enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor
reset
Internal
When the MSC7119 bus monitor count reaches zero, a bus monitor hard reset is asserted. The
enabled bus monitor event then generates an internal hard reset sequence.
JTAG EXTEST,
CLAMP, or
HIGHZ command
Internal
When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic
asserts an internal reset signal that generates an internal soft reset sequence.
Table 15. Reset Actions for Each Reset Source
Reset Action/Reset Source
Power-On Reset
(PORESET)
Hard Reset
(HRESET)
Soft Reset
(SRESET)
External only
External or
Internal (Software
Watchdog or Bus
Monitor)
JTAG Command:
EXTEST, CLAMP,
or HIGHZ
Configuration pins sampled (refer to Section 2.5.3.1 for
details).
Yes
No
PLL and clock synthesis states Reset
Yes
No
HRESET Driven
Yes
No
Software watchdog and bus time-out monitor registers
Yes
Clock synthesis modules (STOPCTRL, HLTREQ, and
HLTACK) reset
Yes
Extended core reset
Yes
Peripheral modules reset
Yes
相关PDF资料
PDF描述
MSC8102M4000 32-BIT, 75 MHz, OTHER DSP, CBGA431
MSC8122TVT6400 32-BIT, 400 MHz, OTHER DSP, PBGA431
MSC8122TVT4800V 32-BIT, 300 MHz, OTHER DSP, PBGA431
MSC8122MP8000 32-BIT, 500 MHz, OTHER DSP, PBGA431
MSC8144ETVT800B 133 MHz, OTHER DSP, PBGA783
相关代理商/技术参数
参数描述
MSC711XADS 功能描述:开发板和工具包 - 其他处理器 DEV SYS FOR FSL 711X DEV RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MSC711XEVM 功能描述:开发板和工具包 - 其他处理器 EVAL KIT W/FULL LIC CW RoHS:否 制造商:Freescale Semiconductor 产品:Development Systems 工具用于评估:P3041 核心:e500mc 接口类型:I2C, SPI, USB 工作电源电压:
MSC711XEVMT 功能描述:KIT EVAL W/FULL LIC CW RoHS:是 类别:编程器,开发系统 >> 过时/停产零件编号 系列:* 标准包装:1 系列:- 传感器类型:CMOS 成像,彩色(RGB) 传感范围:WVGA 接口:I²C 灵敏度:60 fps 电源电压:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相关产品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP
MSC7121VRF 制造商:Freescale Semiconductor 功能描述:GPON UMC 140 MHZ - Trays
MSC7128 制造商:OKI 制造商全称:OKI electronic componets 功能描述:5 x 7-Dot Character x 16-Digit Display Controller/Driver