参数资料
型号: MSC8112TMP2400V
厂商: FREESCALE SEMICONDUCTOR INC
元件分类: 数字信号处理
英文描述: OTHER DSP, PBGA431
封装: 20 X 20 MM, PLASTIC, BGA-431
文件页数: 18/44页
文件大小: 1097K
代理商: MSC8112TMP2400V
Electrical Characteristics
MSC8112 Dual Core Digital Signal Processor Data Sheet, Rev. 1
Freescale Semiconductor
25
2.5.5.2
CLKIN to CLKOUT Skew
Table 17 describes the CLKOUT-to-CLKIN skew timing.
For designs that use the CLKOUT synchronization mode, use the skew values listed in Table 16 to adjust the rise-to-fall timing
values specified for CLKIN synchronization. Figure 12 shows the relationship between the CLKOUT and CLKIN timings.
2.5.5.3
DMA Data Transfers
Table 17 describes the DMA signal timing.
The DREQ
signal is synchronized with REFCLK. To achieve fast response, a synchronized peripheral should assert DREQ
according to the timings in Table 17. Figure 13 shows synchronous peripheral interaction.
Table 16. CLKOUT Skew
No.
Characteristic
Min1
Max1
Units
20
Rise-to-rise skew
0.0
0.95
ns
21
Fall-to-fall skew
–1.5
1.0
ns
24
CLKOUT phase (1.1 V, 100 MHz)
Phase high
Phase low
3.3
ns
Notes:
1.
A positive number indicates that CLKOUT precedes CLKIN, A negative number indicates that CLKOUT follows CLKIN.
2.
Skews are measured in clock mode 29, with a CLKIN:CLKOUT ratio of 1:1. The same skew is valid for all clock modes.
3.
CLKOUT skews are measured using a load of 10 pF.
4.
CLKOUT skews and phase are not measured for 500/166 Mhz parts because these parts only use CLKIN mode.
Figure 12. CLKOUT and CLKIN Signals.
Table 17. DMA Signals
No.
Characteristic
Ref = CLKIN
Units
Min
Max
37
DREQ set-up time before the 50% level of the falling edge of REFCLK
5.0
ns
38
DREQ hold time after the 50% level of the falling edge of REFCLK
0.5
ns
39
DONE set-up time before the 50% level of the rising edge of REFCLK
5.0
ns
40
DONE hold time after the 50% level of the rising edge of REFCLK
0.5
ns
41
DACK/DRACK/DONE delay after the 50% level of the REFCLK rising edge
0.5
7.5
ns
CLKIN
CLKOUT
20
21
相关PDF资料
PDF描述
MSC81250M L BAND, Si, NPN, RF POWER TRANSISTOR
MSC81250M L BAND, Si, NPN, RF POWER TRANSISTOR
MSC81402 L BAND, Si, NPN, RF SMALL SIGNAL TRANSISTOR
MSC81450M L BAND, Si, NPN, RF POWER TRANSISTOR
MSC82010 L BAND, Si, NPN, RF POWER TRANSISTOR
相关代理商/技术参数
参数描述
MSC8112TVT2400V 功能描述:DSP DUAL CORE 431-FCPBGA RoHS:是 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:2 系列:StarCore 类型:SC140 内核 接口:DSI,以太网,RS-232 时钟速率:400MHz 非易失内存:外部 芯片上RAM:1.436MB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:431-BFBGA,FCBGA 供应商设备封装:431-FCPBGA(20x20) 包装:托盘
MSC8112TVT2400V 制造商:Freescale Semiconductor 功能描述:Dual Core Digital Signal Processor
MSC8113 制造商:FREESCALE 制造商全称:Freescale Semiconductor, Inc 功能描述:Tri-Core Digital Signal Processor
MSC8113TMP3600V 功能描述:DSP TRI-CORE 431-FCPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
MSC8113TMP4800V 功能描述:DSP TRI-CORE 431-FCPBGA RoHS:否 类别:集成电路 (IC) >> 嵌入式 - DSP(数字式信号处理器) 系列:StarCore 标准包装:40 系列:TMS320DM64x, DaVinci™ 类型:定点 接口:I²C,McASP,McBSP 时钟速率:400MHz 非易失内存:外部 芯片上RAM:160kB 电压 - 输入/输出:3.30V 电压 - 核心:1.20V 工作温度:0°C ~ 90°C 安装类型:表面贴装 封装/外壳:548-BBGA,FCBGA 供应商设备封装:548-FCBGA(27x27) 包装:托盘 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA