参数资料
型号: MT42L256M32D4MG-25 IT:A
厂商: Micron Technology Inc
文件页数: 45/164页
文件大小: 0K
描述: IC LPDDR2 SDRAM 8GBIT 134FBGA
标准包装: 1,000
格式 - 存储器: RAM
存储器类型: 移动 LPDDR2 SDRAM
存储容量: 8G(356M x 32)
速度: 400MHz
接口: 并联
电源电压: 1.14 V ~ 1.3 V
工作温度: -25°C ~ 85°C
封装/外壳: 134-TFBGA
供应商设备封装: 134-FBGA(11.5x11.5)
包装: 散装
2Gb: x16, x32 Mobile LPDDR2 SDRAM S4
Mode Register Definition
Table 11: MR0 Device Information (MA[7:0] = 00h)
OP7
OP6
OP5
OP4
OP3
OP2
OP1
OP0
RFU
RZQI
DNVI
DI
DAI
Table 12: MR0 Op-Code Bit Definitions
Notes 1–4 apply to all parameters and conditions
Register Information
Device auto initialization
Tag
DAI
Type
Read-only
OP
OP0
Definition
0b: DAI complete
status
1b: DAI in progress
Device information
DI
Read-only
OP1
0b
1b: NVM
Data not valid information
Built-in self test for RZQ
DNVI
RZQI
Read-only
Read-only
OP2
OP[4:3]
0b: DNVI not supported
00b: RZQ self test not supported
information
Notes:
01b: ZQ pin might be connected to V DDCA or left float-
ing
10b: ZQ pin might be shorted to ground
11b: ZQ pin self test complete; no error condition de-
tected
1. If RZQI is supported, it will be set upon completion of the MRW ZQ initialization calibra-
tion.
2. If ZQ is connected to V DDCA to set default calibration, OP[4:3] must be set to 01. If ZQ is
not connected to V DDCA , either OP[4:3] = 01 or OP[4:3] = 10 could indicate a ZQ-pin as-
sembly error. It is recommended that the assembly error be corrected.
3. In the case of a possible assembly error (either OP[4:3] = 01 or OP[4:3] = 10, as defined
above), the device will default to factory trim settings for R ON and will ignore ZQ cali-
bration commands. In either case, the system might not function as intended.
4. If a ZQ self test returns a value of 11b, this indicates that the device has detected a resis-
tor connection to the ZQ pin. Note that this result cannot be used to validate the ZQ
resistor value, nor does it indicate that the ZQ resistor tolerance meets the specified lim-
its (240 ohms ±1%).
Table 13: MR1 Device Feature 1 (MA[7:0] = 01h)
OP7
OP6
OP5
OP4
OP3
OP2
OP1
OP0
n WR (for AP)
WC
BT
BL
Table 14: MR1 Op-Code Bit Definitions
Feature
BL = burst length
Type
Write-only
OP
OP[2:0]
Definition
010b: BL4 (default)
Notes
011b: BL8
100b: BL16
All others: Reserved
PDF: 09005aef83f3f2eb
2gb_mobile_lpddr2_s4_g69a.pdf – Rev. N 3/12 EN
45
Micron Technology, Inc. reserves the right to change products or specifications without notice.
2010 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
P51-300-G-H-I12-20MA-000-000 SENSOR 300PSI M12-1.5 6G 4-20MA
REC5-0509SRW/H2/A/M/SMD CONV DC/DC 5W 4.5-9VIN 09VOUT
P51-500-A-H-P-4.5OVP-000-000 SENSOR 500PSI M12-1.5 6G .5-4.5V
P51-300-A-AD-D-20MA-000-000 SENSOR 300PSI 7/16-20 UNF 4-20MA
P51-300-A-H-P-4.5OVP-000-000 SENSOR 300PSI M12-1.5 6G .5-4.5V
相关代理商/技术参数
参数描述