- 您现在的位置：买卖IC网 > PDF目录132985 > MTA85812S-10I/SS 8-BIT, OTPROM, 10 MHz, RISC MICROCONTROLLER, PDSO20 PDF资料下载
参数资料
| 型号： | MTA85812S-10I/SS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-BIT, OTPROM, 10 MHz, RISC MICROCONTROLLER, PDSO20 |
| 封装： | 0.209 INCH, PLASTIC, SSOP-20 |
| 文件页数： | 48/72页 |
| 文件大小： | 760K |
| 代理商： | MTA85812S-10I/SS |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页当前第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页
MTA85XXX
DS40115C-page 52
1995 Microchip Technology Inc.
17.0
EEPROM BUS DESCRIPTION
The MTA85XXX supports a bidirectional two wire bus
and data transmission protocol. A device that sends
data onto the bus is defined as transmitter, and a
device receiving data as receiver. The bus has to be
controlled by a master device (microcontroller) which
generates the
serial clock (SCL), controls the bus
access,
and
generates
the
START
and
STOP
conditions, while the EEPROM (24LC01B/02B) works
as slave. Both master and slave can operate as
transmitter
or
receiver
but
the
master
device
determines which mode is activated.
17.1
Bus Characteristics
The following bus protocol has been defined:
- Data transfer may be initiated only when the
bus is not busy.
- During data transfer, the data line must
remain stable whenever the clock line is
HIGH. Changes in the data line while the
clock line is HIGH will be interpreted as a
START or STOP condition.
Accordingly, the following bus conditions have been
defined (Figure 17-1):
17.1.1
BUS NOT BUSY (A)
Both data and clock lines remain HIGH.
17.1.2
START DATA TRANSFER (B)
A HIGH to LOW transition of the SDA line while the
clock (SCL) is HIGH determines a START condition. All
commands must be preceded by a START condition.
17.1.3
STOP DATA TRANSFER (C)
A LOW to HIGH transition of the SDA line while the
clock (SCL) is HIGH determines a STOP condition. All
operations must be ended with a STOP condition.
17.1.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the HIGH period of the clock signal.
The data on the line must be changed during the LOW
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
the data bytes transferred between the START and
STOP conditions is determined by the master device
and is theoretically unlimited, although only the last
sixteen will be stored when doing a write operation.
When an overwrite does occur it will replace data in a
first in first out fashion.
17.1.5
ACKNOWLEDGE
Each receiving device, when addressed, is obliged to
generate an acknowledge after the reception of each
byte. The master device must generate an extra clock
pulse which is associated with this acknowledge bit.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable LOW during the HIGH
period of the acknowledge related clock pulse. Of
course, setup and hold times must be taken into
account. A master must signal an end of data to the
slave by not generating an acknowledge bit on the last
byte that has been clocked out of the slave. In this
case, the slave must leave the data line HIGH to enable
the master to generate the STOP condition.
* Note: The EEPROM does not generate any
acknowledge bits if an internal pro-
gramming cycle is in progress.
FIGURE 17-1: DATA TRANSFER SEQUENCE ON THE SERIAL BUS
AAAA
AA
SCL
SDA
(A)
(B)
START
(C)
(A)
(D)
Address
or
Acknowledge
Valid
Data Allowed
to Change
STOP
Condition
相关PDF资料 |
PDF描述 |
|---|---|
| MB91661PMC | 32-BIT, MROM, 33 MHz, RISC MICROCONTROLLER, PQFP120 |
| MPC8266ACZULHDX | 32-BIT, 250 MHz, RISC PROCESSOR, PBGA480 |
| MPC8266ACZUPIBX | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA480 |
| MPC8266AZULHDX | 32-BIT, 250 MHz, RISC PROCESSOR, PBGA480 |
| MPC8266AZUPIBX | 32-BIT, 300 MHz, RISC PROCESSOR, PBGA480 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MTA8808 | 制造商:Pulse Electronics Corporation 功能描述: |
| MTA8ATF1G64AZ-2G3B1 | 功能描述:Memory Module DDR4 SDRAM 8GB 2400MT/s 288-UDIMM 制造商:micron technology inc. 系列:- 零件状态:在售 存储器类型:DDR4 SDRAM 存储容量:8GB 速度:2400MT/s 封装/外壳:288-UDIMM 标准包装:1 |
| MTA8ATF1G64HZ-2G3B1 | 功能描述:Memory Module DDR4 SDRAM 8GB 2400MT/s 260-SODIMM 制造商:micron technology inc. 系列:- 零件状态:在售 存储器类型:DDR4 SDRAM 存储容量:8GB 速度:2400MT/s 封装/外壳:260-SODIMM 标准包装:1 |
| MTA8D50 | 制造商:Mallory Sonalert Products Inc 功能描述:Molded Tubular Aluminum Electrolytic Axial Leads Capacitor - 8uF 50dcV -10+100% |
| MTA90A | 制造商:LIUJING 制造商全称:LIUJING 功能描述:可控硅(晶闸管) |
发布紧急采购，3分钟左右您将得到回复。