参数资料
| 型号： | NCN6000DTBR2G |
| 厂商： | ON Semiconductor |
| 文件页数： | 18/36页 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE SMART CARD 20TSSOP |
| 产品变化通告： | Product Obsolescence 01/Jul/2009 |
| 标准包装： | 1 |
| 应用： | ATM 终端，气泵，ISM |
| 接口： | 微控制器 |
| 电源电压： | 2.7 V ~ 6 V |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 20-TSSOP |
| 包装： | 剪切带 (CT) |
| 安装类型： | 表面贴装 |
| 其它名称： | NCN6000DTBR2GOSCT |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页
NCN6000
http://onsemi.com
25
Clock Divider
The main purpose of the builtin clock generator is
threefold:
1. Adapts the voltage level shifter to cope with the
different voltages that might exist between the MPU
and the Smart Card.
2. Provides a frequency division to adapt the Smart
Card operating frequency from the external clock
source.
3. Controls the clock state according to the smart card
specification.
In addition, the NCN6000 adjusts the signal coming from
the microprocessor to get the Duty Cycle window as defined
by the ISO78163 specification.
The logic input pins A0, A1, PGM, I/O and RESET fulfill
the programming functions when both PGM and CS are
Low. The clock input stage (CLOCK_IN) can handle a
40 MHz frequency maximum, the divider being capable to
provide a 1:8 ratio. Of course, the ratio must be defined by
the engineer to cope with the Smart Card considered in a
given application and, in any case, the output clock
[CRD_CLK] shall be limited to 20 MHz maximum signal.
In order to maximize the CLOCK_IN bandwidth, this pin
has no Schmitt trigger input. The simple associated CMOS
has a Vbat/2 threshold level. In order to minimize the dI/dt
and dV/dV developed in the CRD_CLK line, the peak
current as been internally limited to 30 mA peak (typical @
CRD_VCC = 5.0 V), hence limited the rise and fall time to
10 ns typical. Consequently, the NCN6000 fulfills the
ISO7816 specification up to 10 MHz maximum, but can be
used up to 20 MHz when the final application operates in a
limited ambient temperature range.
Level Shifter
& Control
3
CLOCK_IN
PGM
CS
RESET
I/O
A0
A1
+3.0 V
+5.0 V
Clock & VCC
Programming
Block
CRD_VCC
CRD_CLK
1
2
1
2
3
Figure 24. Simplified Frequency Divider and Programming Functions
In order to avoid any duty cycle out of the frequency smart
card ISO78163 specification, the divider is synchronized
by the last flip flop, thus yielding a constant 50% duty cycle,
whatever be the divider ratio. Consequently, the output
CRD_CLK frequency division can be delayed by eight
CLOCK_IN pulses and the microcontroller software must
take this delay into account prior to launch a new data
transaction.
相关PDF资料 |
PDF描述 |
|---|---|
| NCN6001DTBR2 | IC INTERFACE SMART CARD 20TSSOP |
| NCN6004AFTBR2G | IC INTERFACE SAM/SIM DUAL 48TQFP |
| NCN6804MNR2G | IC SMART CARD DUAL W/SPI 32-QFN |
| NCN7200MTTWG | IC MUX/DEMUX OCTAL 1X2 42WQFN |
| NCN8024DTBR2G | SMART CARD IC 5V/3V TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| NCN6001 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Smartcard Interface ICs |
| NCN6001/D | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Compact Smart Card Interface IC |
| NCN6001_06 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Compact Smart Card Interface IC |
| NCN6001_0610 | 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:Smartcard Interface ICs |
| NCN6001DTBEVB | 功能描述:界面开发工具 NCN6001 TSSOP EVAL BOARD RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V |
发布紧急采购，3分钟左右您将得到回复。