- 您现在的位置：买卖IC网 > PDF目录189448 > OR3L165B8PS208-DB (LATTICE SEMICONDUCTOR CORP) FPGA, 1024 CLBS, 120000 GATES, 333 MHz, PQFP208 PDF资料下载
参数资料
| 型号： | OR3L165B8PS208-DB |
| 厂商： | LATTICE SEMICONDUCTOR CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 1024 CLBS, 120000 GATES, 333 MHz, PQFP208 |
| 封装： | SQFP2-208 |
| 文件页数： | 12/77页 |
| 文件大小： | 873K |
| 代理商： | OR3L165B8PS208-DB |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页当前第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页
Data Addendum
March 2002
ORCA OR3LxxxB Series
Field-Programmable Gate Arrays
Introduction
This data addendum refers to the information found
in the
ORCA Series 3C and 3T Field-Programmable
Gate Arrays Data Sheet.
Features
■ High-performance, cost-effective, 0.25 m 5-level
metal technology.
■ 2.5 V internal supply voltage and 3.3 V I/O supply
voltage for speed and compatibility.
■ Up to 340,000 usable gates
in 0.25 m.
■ Up to 612 user I/Os in 0.25 m. (OR3LxxxB I/Os
are 5 V tolerant to allow interconnection to both
3.3 V and 5 V devices, selectable on a per-pin
basis, when using 3.3 V I/O supply.)
■ Twin-quad programmable function unit (PFU)
architecture with eight 16-bit look-up tables (LUTs)
per PFU, organized in two nibbles for use in nibble-
or byte-wide functions. Allows for mixed arithmetic
and logic functions in a single PFU.
■ Nine user registers per PFU, one following each
LUT, plus one extra. All have programmable clock
enable and local set/reset, plus a global set/reset
that can be disabled per PFU.
■ Flexible input structure (FINS) of the PFUs pro-
vides a routability enhancement for LUTs with
shared inputs and the logic exibility of LUTs with
independent inputs.
■ Fast-carry logic and routing to adjacent PFUs for
nibble-wide, byte-wide, or longer arithmetic func-
tions, with the option to register the PFU carry-out.
■ Softwired LUTs (SWL) allow fast cascading of up
to three levels of LUT logic in a single PFU.
■ Supplemental logic and interconnect cell (SLIC)
provides 3-statable buffers, up to 10-bit decoder,
and
PAL*-like AND-OR-INVERT (AOI) in each pro-
grammable logic cell (PLC).
■ Abundant hierarchical routing resources based on
routing two data nibbles and two control lines per
set provide for faster place and route implementa-
tions and less routing delay.
■ Individually programmable drive capability: 12 mA
sink/6 mA source or 6 mA sink/3 mA source.
■ Built-in boundary scan (
IEEE 1149.1 JTAG) and
testability function to 3-state all I/O pins.
■ Enhanced system clock routing for low-skew, high-
speed clocks originating on-chip or at any I/O.
■ Up to four ExpressCLK inputs allow extremely fast
clocking of signals on- and off-chip plus access to
internal general clock routing.
■ StopCLK feature to glitchlessly stop/start the
ExpressCLKs independently by user command.
*
PAL is a trademark of Lattice Semiconductor
IEEE is a registered trademark of The Institute of Electrical and
Electronics Engineers, Inc.
The usable gate counts range from a logic-only gate count to a gate count assuming 30% of the PFUs/SLICs being used as RAMs.
The logic-only gate count includes each PFU/SLIC (counted as 108 gates/PFU), including 12 gates per LUT/FF pair (eight per PFU), and
12 gates per SLIC/FF pair (one per PFU). Each of the four PIOs per PIC is counted as 16 gates (three FFs, fast-capture latch, output
logic, CLK, and I/O buffers). PFUs used as RAM are counted at four gates per bit, with each PFU capable of implementing a 32
× 4 RAM
(or 512 gates) per PFU.
Table 1.
ORCA OR3LxxxB Series FPGAs
Device
System
Gates
LUTs
Registers
Max User
RAM
User I/Os
Array Size
Process
Technology
OR3L165B
120K—244K
8192
10752
131K
516
32
× 32
0.25 m/5 LM
OR3L225B
166K—340K
11552
14820
185K
612
38
× 38
0.25 m/5 LM
ALL
DEVICES
DISCONTINUED
相关PDF资料 |
PDF描述 |
|---|---|
| OR3L225B7PS432-DB | FPGA, 1444 CLBS, 166000 GATES, 266.4 MHz, PBGA432 |
| OR3L225B7PS432I-DB | FPGA, 1444 CLBS, 166000 GATES, 266.4 MHz, PBGA432 |
| OR3L225B7PS680-DB | FPGA, 1444 CLBS, 166000 GATES, 266.4 MHz, PBGA680 |
| OR3L225B7PS680I-DB | FPGA, 1444 CLBS, 166000 GATES, 266.4 MHz, PBGA680 |
| OR3L225B8PS432-DB | FPGA, 1444 CLBS, 166000 GATES, 333 MHz, PBGA432 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| OR3L165B8PS240-DB | 功能描述:FPGA - 现场可编程门阵列 8192 LUT 516 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| OR3L225B7BC432-DB | 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| OR3L225B7BC432I-DB | 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| OR3L225B7BM680-DB | 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| OR3L225B7BM680I-DB | 功能描述:FPGA - 现场可编程门阵列 11552 LUT 612 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。