- 您现在的位置：买卖IC网 > PDF目录11732 > ORSO42G5-2BMN484I (Lattice Semiconductor Corporation)IC TRANCEIVERS FPSC 680FPGAM PDF资料下载
参数资料
| 型号： | ORSO42G5-2BMN484I |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 109/153页 |
| 文件大小： | 0K |
| 描述： | IC TRANCEIVERS FPSC 680FPGAM |
| 产品变化通告： | Product Discontinuation 01/Aug/2011 |
| 标准包装： | 60 |
| 系列： | * |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页当前第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
59
The behavior of the IPC is dependent on the AUTO_BUNDLE register bit. If AUTO_BUNDLE is set, the group will
continue to operate even if a link (or several links) of the group is not valid (RX_LINK_GOOD is low). If
AUTO_BUNDLE is not set the entire group must be valid (RX_LINK_GOOD is high) for the group to receive cells
through the IPC.
The IPC must determine when FIFO reads may begin. Before reading data from a FIFO can begin, the FIFO must
have a full cell available to be read. This is condition is indicated by a signal from each FIFO which is monitored by
the IPC. The IPC then makes sure that the cells in a given port are received in the order that they are transmitted.
IPC Receive Cell Mode Timing Core/FPGA
This section contains timing diagrams for major interfaces of this block to the FPGA logic when cells are to be
transferred. Figure 45 shows the cell twin-link mode timing. The number of clock cycles to transfer the cell data
depends on the payload size selected. Error indications for CELL BIP errors and CELL DROP are also shown.
Figure 45. IPC2 Data Flow
When operating in CELL MODE, the IPC2 Block passes user cells as well as control and status signals to the user.
Depending upon the congured CELL SIZE, cell transfers will take a variable number of SYSCLK156 cycles to be
received across the interface. Data are always transferred across a 40-bit bus (5 octets per clock cycle). Figure 45
shows 16 clock cycles for a cell transfer. This corresponds to a User Cell size of 79 octets.
Figure 46 shows cell octal alignment mode timing for the ORSO82G5. When operating in CELL MODE, the IPC8
Block aligns all 8 channels of receive data on a FRAME basis. The IPC8 also passes user cells as well as control
and status signals to the user. Depending upon the congured CELL SIZE, cell transfers will take a variable num-
ber of SYSCLK156 cycles to be received across the interface. Data are always transferred across an 160-bit bus
(20 octets per clock cycle). Figure 46 shows 4 clock cycles for a cell transfer. This corresponds to a User Cell size
of 79 octets.
SYSCLK156x[1,2]
IPC2_A[1,2]CELLSTART
D
DD
D
DD
D
DD
D
DDDD
4 clk cycles
“n” clk cycles
4 clk cycles
CELL BIP ERROR
If a Cell BIP Error occurs,
the CELL_BIP_ERR signal reects the occurrence, as shown in the
Figure.
For 2-Link CELL MODE,
the CELL_BIP_ERR signal is asserted during the last 4 clock cycles
of the receive cell.
4 clk cycles
D
IPC2_A[1,2]_BIP_ERR
IPC2_A[1,2]_CELLDROP
IPC2_x[1,2][39:0]
BIP Error is associated
with CURRENT cell
Cell Drop is associated with
the NEXT cell (NOT present)
CELL BIP ERROR
If a cell error occurs within the ASB and;
1. CELL_BIP_INH=0 ...Do not drop BIP errored cells
(s/w selectable)
2. A BIP error occurs
The drop indicator will PRECEED the user cell that con-
tains the BIP error. All data will be passed w/o modica-
tion.
相关PDF资料 |
PDF描述 |
|---|---|
| ORSO42G5-1BMN484C | IC TRANCEIVERS FPSC 680FPGAM |
| VE-B03-IX-F1 | CONVERTER MOD DC/DC 24V 75W |
| MS27467T25A61PA | CONN PLUG 61POS STRAIGHT W/PINS |
| MS27467E25A61PA | CONN PLUG 61POS STRAIGHT W/PINS |
| MS27467E25B61PC | CONN PLUG 61POS STRAIGHT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ORSO42G5-3BM484C | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORSO42G5-3BMN484C | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
| ORSO42G5-EV | 功能描述:可编程逻辑 IC 开发工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: |
| ORSO82G5 | 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs |
| ORSO82G5-1BM680C | 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256 |
发布紧急采购，3分钟左右您将得到回复。