收藏本站
参数资料
型号： ORSO42G5-2BMN484I
厂商： Lattice Semiconductor Corporation
文件页数： 35/153页
文件大小： 0K
描述： IC TRANCEIVERS FPSC 680FPGAM
产品变化通告： Product Discontinuation 01/Aug/2011
标准包装： 60
系列： *
Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
13
There are sub-modes that can be derived by enabling or disabling certain functions through programmable register
bits. Also, in cell mode, either the two-link alignment mode, for up to four alignment groups, or the eight-link align-
ment mode, where all eight links are combined into a single group, may be selected.
Data are processed in the transmit direction (FPGA to Backplane) as follows:
In the SERDES only mode, there is the option to bypass all of the SONET and cell functions and pass raw 32-bit
data from the FPGA into the 32:8 MUX block. In this mode, the user is responsible for providing an adequate
ones transition density in the transmitted stream for clock and data recovery at the receive end of the link.
In the SONET mode, a SONET frame is constructed around the input data and overhead bytes are inserted
where appropriate. The 32-bits of data per channel are scrambled before being converted to 8-bits by the 32:8
MUX block and serialized by the SERDES.
In the cell mode, 160 bits of data from the FPGA is sent to the Output Port Controller-8 block (for the
ORSO82G5 only, the block is also referred to as OPC8 since it services eight links) or 40 bits of data to an Out-
put Port Controller-2 block (referred to as the OPC2) which perform cell striping across the different SERDES
links. The cells are then transferred to the SONET clock domain of 77.76 MHz through a Transmit FIFO. A
SONET frame is constructed around the cell payload and overhead bytes inserted where appropriate before
being sent to the MUX block. The data are then converted to 8 bits by the 32:8 MUX block before being serialized
by the SERDES.
Data are processed in the receive direction (Backplane to FPGA) as follows:
In the SERDES only mode, there is the option to bypass all of the SONET and cell functions and pass raw 32-bit
data from the 8:32 DEMUX block into the FPGA interface.
In the SONET mode, the descrambled data are sent to an alignment FIFO that performs lane-to-lane deskew
and aligns data within an alignment group to a single clock domain and frame pulse. The SPE indicator is pro-
vided to the FPGA along with 32 bits of aligned data.There is an option to bypass the alignment FIFOs and pass
data directly from the descrambler to the FPGA. This mode is programmable and can be controlled per channel.
In the cell mode, the SONET framed data are descrambled and passed into a cell extractor which extracts cells
from the payload portion of the SONET frame. The cells are passed through a FIFO which performs lane-to-lane
deskew and a clock domain transfer from the SONET clock domain to the cell processing domain. The cells are
passed into the input port controller block (referred to as IPC8 or IPC2 depending on whether eight or two links
are serviced) which performs cell destriping before sending them to the FPGA interface. This cell processing fea-
ture makes the ORSO42G5 and ORSO82G5 ideal for interfacing devices with proprietary data formats across a
backplane.
Embedded Core Functional Blocks - Overview
Each channel contains transmit path and receive path logic as shown in Figure 2. Data are processed on a channel
by channel basis in the SERDES only and SONET modes. Channel by channel processing is also performed in the
cell mode by the Input Port Controller (IPC) and Output Port Controller (OPC) blocks. Support for loopback is also
provided but is not shown in Figure 2. The following sections will give an overview of the pseudo SONET protocol
supported by the ORSO42G5 and ORSO82G5 and a top level overview of the macrocells, which provide the SER-
DES Only, SONET and cell mode functionality.
SERializer and DESerializer (SERDES)
Each SERDES block is a block transceiver containing two or four channels for serial data transmission, with a per-
channel selectable data rate of 0.6-2.7 Gbps. Each SERDES block features high-speed CML interfaces and is
designed to operate in SONET backplane applications. The transceiver is controlled and congured via an 8-bit
slave interface on the system bus. Each channel has dedicated registers that are readable and writable. The device
also contains global registers for control of common circuitry and functions. There are two SERDES blocks, A and
B, in the embedded portion of the device. Each block supports full duplex serial links in the ORSO82G5 (Slice A
contains channels AA, AB, AC, and AD while slice B contains channels BA, BB, BC, and BD). A similar naming
相关PDF资料
PDF描述
ORSO42G5-1BMN484C IC TRANCEIVERS FPSC 680FPGAM
VE-B03-IX-F1 CONVERTER MOD DC/DC 24V 75W
MS27467T25A61PA CONN PLUG 61POS STRAIGHT W/PINS
MS27467E25A61PA CONN PLUG 61POS STRAIGHT W/PINS
MS27467E25B61PC CONN PLUG 61POS STRAIGHT W/PINS
相关代理商/技术参数
参数描述
ORSO42G5-3BM484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-3BMN484C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 204 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
ORSO42G5-EV 功能描述:可编程逻辑 IC 开发工具 Eval Brd ORSO42G5 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
ORSO82G5 制造商:LATTICE 制造商全称:Lattice Semiconductor 功能描述:0.6 to 2.7 Gbps SONET Backplane Interface FPSCs
ORSO82G5-1BM680C 功能描述:FPGA - 现场可编程门阵列 10368 LUT 372 I/O RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 栅极数量: 逻辑块数量:943 内嵌式块RAM - EBR:1956 kbit 输入/输出端数量:128 最大工作频率:800 MHz 工作电源电压:1.1 V 最大工作温度:+ 70 C 安装风格:SMD/SMT 封装 / 箱体:FBGA-256
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*