参数资料
型号: ORT42G5-EV
厂商: Lattice Semiconductor Corporation
文件页数: 26/119页
文件大小: 0K
描述: BOARD EVAL ORT42G5/CABLE/ADAPTER
标准包装: 1
系列: ORCA® 4 系列
类型: FPGA
适用于相关产品: ORT42G5
所含物品: 板,线缆,电源
其它名称: ORT42G5EV
Lattice Semiconductor
ORCA ORT42G5 and ORT82G5 Data Sheet
14
Figure 2. Top Level Block Diagram, Embedded Core Logic (Channel AC)
The Embedded Core provides transceiver functionality for four or eight serial data channels and is organized into
two blocks, each supporting two or four channels. Each channel is identied by both a block identier [A:B] and a
channel identier [A:D]. In the ORT42G5 only the channel identiers C and D are used. (This naming convention
follows that of the ORT82G5).
The data channels can operate independently or they can be combined together (aligned) to achieve higher bit
rates. The mode operation of the core is dened by a set of control registers, which can be written through the sys-
tem bus interface. Also, the status of the core is stored in a set of status registers, which can be read through the
system bus interface.
The transmitter section for each channel accepts 40 bits of data or 32 bits of data and eight control/status bits from
the FPGA logic and optionally encodes the data using 8b/10b encoding. It also accepts the low-speed reference
clock at the REFCLK input and uses this clock to synthesize the internal high-speed serial bit clock. The data is
then serialized and the serialized data are available at the differential CML output terminated in 86 Ω to drive either
an optical transmitter or coaxial media or circuit board/backplane.
The receiver section receives high-speed serial data at its differential CML input port. These data are fed to the
clock recovery section which generates a recovered clock and retimes the data. The retimed data are also deseri-
alized and optionally 8b/10b decoded. The receiver also optionally recognizes the comma characters or code viola-
tions and aligns the bit stream to the proper word boundary. The resulting parallel data is optionally passed to the
multi-channel alignment block before it is presented to the FPGA logic.
8b/10b Encoding and Decoding
In 8b/10b mode, the FPGA logic will receive/transmit 32 bits of data and 4 K_CTRL bits from/to the embedded
core. In the transmit direction, four additional input bits force a negative disparity present state. The embedded core
logic will encode the data to or decode the data from a 10-bit format according to the FC-PH ANSI X3.230:1994
standard (which is also the encoding used by the IEEE 802.3ae Ethernet standard). This encoding/decoding
scheme also allows for the transmission of special characters and supports error detection.
Common Logic, Block A
Next Channel
.
..
Last Channel (BD)
Backplane
Serial
Links
Receive Channel AC
2:1 MUX
(x40)
DEMUX
Block
Link State
Machine
RX SER-
DES Block
Multi -
Channel
Alignment
Block
TX SERDES
Block
Interface and
MUX Block
Transmit Channel AC
RCK78A
TCK78A
MRWDAC[39:0]
CV_SELAC
RWCKAC
RSYS_CLK_A2
TSYS_CLK_AC
TWDAC[31:0]
TCOMMAC[3:0]
.
FPGA
Logic
HDOUT[P:N]_AC
2
HDIN[P:N]_AC
REFCLK[P:N]_A
2
相关PDF资料
PDF描述
REF194GS-REEL IC VREF SERIES PREC 4.5V 8-SOIC
ECC24DCMT CONN EDGECARD 48POS .100 WW
ORSO42G5-EV BOARD EVAL DEV PLATFORM ORSO42G5
EEM22DTAT-S189 CONN EDGECARD 44POS R/A .156 SLD
ECC20DRES CONN EDGECARD 40POS .100 EYELET
相关代理商/技术参数
参数描述
ORT43S 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCBC 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCG 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCO 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED
ORT43SBCBCBCR 制造商:BOT 制造商全称:Bedford Opto Technology Ltd. 功能描述:3mm LED CIRCUIT BOARD INDICATOR 4 TIER SHROUDED