参数资料
型号: PI7C9X20404GPBNBE
厂商: Pericom
文件页数: 56/79页
文件大小: 0K
描述: IC PCIE PACKET SWITCH 148LFBGA
产品变化通告: Product Discontinuation Notice 22/Jan/2010
标准包装: 189
系列: GreenPacket™
应用: 封装开关,4 端口/4 线道
接口: PCI Express
封装/外壳: 148-LFBGA
供应商设备封装: 148-LFBGA(12x12)
包装: 托盘
安装类型: 表面贴装
PI7C9X20404GP
4Port-4Lane PCI Express Switch
GreenPacket
TM Family
Datasheet
Page 6 of 79
June 2009 – Revision 1.6
Pericom Semiconductor
7.2.6
CLASS CODE REGISTER – OFFSET 08h ......................................................................................... 33
7.2.7
CACHE LINE REGISTER – OFFSET 0Ch......................................................................................... 34
7.2.8
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch ................................................................ 34
7.2.9
HEADER TYPE REGISTER – OFFSET 0Ch...................................................................................... 34
7.2.10
PRIMARY BUS NUMBER REGISTER – OFFSET 18h ...................................................................... 34
7.2.11
SECONDARY BUS NUMBER REGISTER – OFFSET 18h ................................................................ 34
7.2.12
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h ............................................................ 34
7.2.13
SECONDARY LATENCY TIMER REGISTER – OFFSET 18h ........................................................... 35
7.2.14
I/O BASE ADDRESS REGISTER – OFFSET 1Ch.............................................................................. 35
7.2.15
I/O LIMIT ADDRESS REGISTER – OFFSET 1Ch............................................................................. 35
7.2.16
SECONDARY STATUS REGISTER – OFFSET 1Ch .......................................................................... 35
7.2.17
MEMORY BASE ADDRESS REGISTER – OFFSET 20h ................................................................... 36
7.2.18
MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h .................................................................. 36
7.2.19
PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h ..................................... 36
7.2.20
PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h.................................... 36
7.2.21
PREFETCHABLE MEMORY BASE ADDRESS UPPER 32-BITS REGISTER – OFFSET 28h ......... 37
7.2.22
PREFETCHABLE MEMORY LIMIT ADDRESS UPPER 32-BITS REGISTER – OFFSET 2Ch ....... 37
7.2.23
I/O BASE ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h................................................... 37
7.2.24
I/O LIMIT ADDRESS UPPER 16-BITS REGISTER – OFFSET 30h.................................................. 37
7.2.25
CAPABILITY POINTER REGISTER – OFFSET 34h ......................................................................... 37
7.2.26
INTERRUPT LINE REGISTER – OFFSET 3Ch................................................................................. 38
7.2.27
INTERRUPT PIN REGISTER – OFFSET 3Ch ................................................................................... 38
7.2.28
BRIDGE CONTROL REGISTER – OFFSET 3Ch .............................................................................. 38
7.2.29
POWER MANAGEMENT CAPABILITY ID REGISTER – OFFSET 80h ........................................... 39
7.2.30
NEXT ITEM POINTER REGISTER – OFFSET 80h........................................................................... 39
7.2.31
POWER MANAGEMENT CAPABILITIES REGISTER – OFFSET 80h............................................. 39
7.2.32
POWER MANAGEMENT DATA REGISTER – OFFSET 84h ............................................................ 39
7.2.33
PPB SUPPORT EXTENSIONS – OFFSET 84h.................................................................................. 40
7.2.34
DATA REGISTER – OFFSET 84h ......................................................................................................40
7.2.35
MSI CAPABILITY ID REGISTER – OFFSET 8Ch (Downstream Port Only) .................................... 40
7.2.36
NEXT ITEM POINTER REGISTER – OFFSET 8Ch (Downstream Port Only) ................................. 41
7.2.37
MESSAGE CONTROL REGISTER – OFFSET 8Ch (Downstream Port Only) .................................. 41
7.2.38
MESSAGE ADDRESS REGISTER – OFFSET 90h (Downstream Port Only) .................................... 41
7.2.39
MESSAGE UPPER ADDRESS REGISTER – OFFSET 94h (Downstream Port Only) ...................... 41
7.2.40
MESSAGE DATA REGISTER – OFFSET 98h (Downstream Port Only) ........................................... 41
7.2.41
VPD CAPABILITY ID REGISTER – OFFSET 9Ch (Upstream Port Only)........................................ 41
7.2.42
NEXT ITEM POINTER REGISTER – OFFSET 9Ch (Upstream Port Only) ...................................... 42
7.2.43
VPD REGISTER – OFFSET 9Ch (Upstream Port Only).................................................................... 42
7.2.44
VPD DATA REGISTER – OFFSET A0h (Upstream Port Only)......................................................... 42
7.2.45
VENDOR SPECIFIC CAPABILITY ID REGISTER – OFFSET A4h .................................................. 42
7.2.46
NEXT ITEM POINTER REGISTER – OFFSET A4h .......................................................................... 42
7.2.47
LENGTH REGISTER – OFFSET A4h ................................................................................................ 43
7.2.48
XPIP CSR0 – OFFSET A8h (Test Purpose Only)............................................................................... 43
7.2.49
XPIP CSR1 – OFFSET ACh (Test Purpose Only) .............................................................................. 43
7.2.50
REPLAY TIME-OUT COUNTER – OFFSET B0h .............................................................................. 43
7.2.51
ACKNOWLEDGE LATENCY TIMER – OFFSET B0h....................................................................... 43
7.2.52
SWITCH OPERATION MODE – OFFSET B4h (Upstream Port) ...................................................... 44
7.2.53
SWITCH OPERATION MODE – OFFSET B4h (Downstream Port) ................................................. 45
7.2.54
SSID/SSVID CAPABILITY ID REGISTER – OFFSET B8h ................................................................ 45
7.2.55
NEXT ITEM POINTER REGISTER – OFFSET B8h .......................................................................... 46
7.2.56
SUBSYSTEM VENDOR ID REGISTER – OFFSET BCh.................................................................... 46
7.2.57
SUBSYSTEM ID REGISTER – OFFSET BCh .................................................................................... 46
7.2.58
GPIO CONTROL REGISTER – OFFSET D8h (Upstream Port Only)............................................... 46
相关PDF资料
PDF描述
PI7C9X20404SLCFDE IC PCIE PACKET SWITCH 128LQFP
PI7C9X20505GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
PI7C9X442SLBFDE IC PCIE-TO-USB2.0 SWIDGE 128LQFP
相关代理商/技术参数
参数描述
PI7C9X20404SLCEVB 制造商:Pericom Semiconductor Corporation 功能描述:PCIE 4 PORT SWITCH EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20404SLCFDE 功能描述:外围驱动器与原件 - PCI 4port 4lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C9X20404SLCFDEX 功能描述:外围驱动器与原件 - PCI 4port 4lane PCIe Packet Switch RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C9X20505GPBNDE 功能描述:外围驱动器与原件 - PCI 5port 5lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray
PI7C9X20508GPANDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube