- 您现在的位置：买卖IC网 > PDF目录191942 > QL5064-33APB456M (QUICKLOGIC CORP) PCI BUS CONTROLLER, PBGA456 PDF资料下载
参数资料
| 型号： | QL5064-33APB456M |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA456 |
| 封装： | PLASTIC, BGA-456 |
| 文件页数： | 30/45页 |
| 文件大小： | 635K |
| 代理商： | QL5064-33APB456M |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
2006 QuickLogic Corporation
QL5064 QuickPCI Data Sheet Rev. I
36
QL5064 Pin Type Descriptions
The QL5064 device pins are indicated in the Table 17. These are pins on the device, some of which connect
to the PCI bus, and others that are programmable as user I/O.
Table 17: Pin Type Descriptions
Type
Description
IN
Input. A standard input-only signal.
OUT
Totem Pole Output. A standard active output driver.
T/S
Tri-state. A bi-directional, tri-state input/output pin.
S/T/S
Sustained Tri-State. An active low tri-state signal driven by one PCI agent at a time. It must be driven
high for at least one clock before being disabled (set to Hi-Z). A pull-up needs to be provided by the PCI
system central resource to sustain the inactive state once the active driver has released the signal.
O/D
Open Drain. Allows multiple devices to share this pin as a wired-or.
Table 18: Pin / Bus Names and Functions
Pin/Bus
Name
Type
Function
VCC
IN
Supply Pin. Tie to 3.3 V supply.
VCCIO
IN
Supply Pin for I/O. Set to 3.3 V for 3.3 V I/O, 5 V for 5.0 V compliant I/O.
GND
IN
Ground Pin. Tie to GND on the PCB.
T/GND
IN
Thermal Ground. Used to dissipate heat from the device. Tie to GND on the PCB.
I/O
T/S
Programmable Input/Output/Tri-State/Bi-directional Pin.
I/GCLK
IN
Programmable Input-Only or Global Clock Pin. Tie to VCC or GND if unused.
I/ACLK
IN
Programmable Input-Only or Array Clock Pin. Tie to VCC or GND if unused.
TDI
IN
JTAG Data In. Tie to VCC if unused.
TDO
OUT
JTAG Data Out. Leave unconnected if unused.
TCL
IN
JTAG Clock. Tie to GND if unused.
TMS
IN
JTAG Test Mode Select. Tie to VCC if unused.
TRSTB
IN
JTAG Reset. Tie to GND if unused.
STM
IN
QuickLogic Reserved Pin. Tie to GND on the PCB.
FLOAT
OUT
Test Data Out Pin for QuickLogic Use Only. Must be isolated and floating at all times
相关PDF资料 |
PDF描述 |
|---|---|
| QL5064-66APB456M | PCI BUS CONTROLLER, PBGA456 |
| QL5064-66APBN456C | PCI BUS CONTROLLER, PBGA456 |
| QL5064-66BPBN456M | PCI BUS CONTROLLER, PBGA456 |
| QL5064-75CPBN456I | PCI BUS CONTROLLER, PBGA456 |
| QL5064-75CPS484C | PCI BUS CONTROLLER, PBGA484 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL5064-66APS484C-5541 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-66APS484I-5541 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-66BPS484C-5725 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484C-5616 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484I-5612 | 制造商:QuickLogic Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。