- 您现在的位置：买卖IC网 > PDF目录191942 > QL5064-33APB456M (QUICKLOGIC CORP) PCI BUS CONTROLLER, PBGA456 PDF资料下载
参数资料
| 型号： | QL5064-33APB456M |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, PBGA456 |
| 封装： | PLASTIC, BGA-456 |
| 文件页数： | 5/45页 |
| 文件大小： | 635K |
| 代理商： | QL5064-33APB456M |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页
2006 QuickLogic Corporation
QL5064 QuickPCI Data Sheet Rev. I
13
RAM Module Features
Figure 8: RAM Module
The RAM modules are “dual-ported,” with independent READ and WRITE ports and separate READ and
WRITE clocks. The READ ports support asynchronous and synchronous operation, while the WRITE ports
support synchronous operation. Each port has 18 data lines and 9 address lines, allowing word lengths of up
to 18 bits and address spaces of up to 512 words. Depending on the mode selected, however, some higher
order data or address lines may not be used.
The Write Enable (WE) line acts as a clock enable for synchronous write operation. The Read Enable (RE) acts
as a clock enable for synchronous READ operation (ASYNCRD input low), or as a flow-through enable for
asynchronous READ operation (ASYNCRD input high).
Designers can cascade multiple RAM modules to increase the depth or width allowed in single modules by
connecting corresponding address lines together and dividing the words between modules. This approach
allows up to 512 words deep configurations as large as 22 bits wide in the QL5064 device.
A similar technique can be used to create depths greater than 512 words. In this case address signals higher
than the eighth bit are encoded onto the write enable (WE) input for WRITE operations. The READ data
outputs are multiplexed together using encoded higher READ address bits for the multiplexer SELECT signals.
MODE[1:0]
WA[a:0]
WD[w:0]
WE
WCLK
RAM Module
ASYNCRD
RA[a:0]
RD[w:0]
RE
RCLK
Mode:
64x18
128x9
256x4
512x2
Address Busses [a:0]
[5:0]
[6:0]
[7:0]
[8:0]
Data Busses [w:0]
[17:0]
[8:0]
[3:0]
[1:0]
相关PDF资料 |
PDF描述 |
|---|---|
| QL5064-66APB456M | PCI BUS CONTROLLER, PBGA456 |
| QL5064-66APBN456C | PCI BUS CONTROLLER, PBGA456 |
| QL5064-66BPBN456M | PCI BUS CONTROLLER, PBGA456 |
| QL5064-75CPBN456I | PCI BUS CONTROLLER, PBGA456 |
| QL5064-75CPS484C | PCI BUS CONTROLLER, PBGA484 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL5064-66APS484C-5541 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-66APS484I-5541 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-66BPS484C-5725 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484C-5616 | 制造商:QuickLogic Corporation 功能描述: |
| QL5064-75CPS484I-5612 | 制造商:QuickLogic Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。