参数资料
型号: RJ80530GZ933512
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 933 MHz, MICROPROCESSOR, PBGA479
封装: MICRO, FCBGA-479
文件页数: 15/92页
文件大小: 1750K
代理商: RJ80530GZ933512
Mobile Intel
Pentium III Processor-M Datasheet
22
Datasheet
298340-003
3.1.5.2
CMOS and Open-drain Signals
The CMOS input signals are allowed to be in either the logic high or low state when the processor is in
a low-power state. In the Auto Halt state these signals are allowed to toggle. These input buffers have
no internal pull-up or pull-down resistors and system logic can use CMOS or Open-drain drivers to
drive them.
The Open-drain output signals have open drain drivers and external pull-up resistors are required. One
of the two output signals (IERR#) is a catastrophic error indicator and is tri-stated (and pulled-up)
when the processor is functioning normally. The FERR# output can be either tri-stated or driven to VSS
when the processor is in a low-power state depending on the condition of the floating-point unit. Since
this signal is a DC current path when it is driven to VSS, Intel recommends that the software clears or
masks any floating-point error condition before putting the processor into the Deep Sleep state.
3.1.5.3
Other Signals
The system bus clocks (BCLK, BCLK#) must be driven in all of the low-power states except the Deep
Sleep state. The APIC clock (PICCLK) must be driven whenever BCLK and BCLK# are driven.
Otherwise, it is permitted to turn off PICCLK by holding it at VSS. BCLK and BCLK# should obey the
DC levels in Table 30 (for Differential Clocking) and Table 31 (for Single Ended Clocking).
In the Auto Halt state, the APIC bus data signals (PICD[1:0]) may toggle due to APIC bus messages.
These signals are required to be tri-stated and pulled-up when the processor is in the Quick Start or
Deep Sleep states.
3.2
Power Supply Requirements
3.2.1
Decoupling Guidelines
The Mobile Intel Pentium III Processor-M Micro-FCPGA package has twelve 0805IDC, 1-
F surface
mount decoupling capacitors. Eight capacitors are on the VCC supply and four capacitors are on VCCT.
For the Micro-FCBGA package, there are six 0.68-
F capacitors on VCC and two 0.68-F capacitors
on VCCT . In addition to the package capacitors, sufficient board level capacitors are also necessary for
power supply decoupling. These guidelines are as follows:
High and Mid Frequency VCC decoupling – Place twenty-four 0.22-
F 0603 capacitors directly
under the package on the solder side of the motherboard using at least two vias per capacitor
node. Ten 10-
F X7 6.3V 1206-size ceramic capacitors should be placed around the package
periphery near the balls. Trace lengths to the vias should be designed to minimize inductance.
Avoid bending traces to minimize ESL.
High and Mid Frequency VCCT decoupling – Place ten 1-
F X7R 0603 ceramic capacitors close
to the package. Via and trace guidelines are the same as above.
Bulk VCC decoupling – Minimum of 1200
F capacitance with Equivalent Series Resistance
(ESR) less than or equal to 3.5 m
.
Bulk VCCT decoupling – Platform dependent but the recommendation for Intel 830 Chipset
Family based systems is a minimum of 660
F with ESR less than or equal to 7 m.
相关PDF资料
PDF描述
RJ80536VC001512M 1000 MHz, MICROPROCESSOR, PBGA479
RJ80536NC0211M 1500 MHz, MICROPROCESSOR, PBGA479
RK80530KZ006512 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA370
RK80530KZ017512 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370
RK80532EC056512 2400 MHz, MICROPROCESSOR, CPGA604
相关代理商/技术参数
参数描述
RJ80530KZ001512 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述:
RJ80530KZ001512S L6QU 制造商:Intel 功能描述:32BIT MPU 80530KZ001512 1.00G
RJ80530KZ800512 制造商:Rochester Electronics LLC 功能描述:PIII PROCESSOR LV, 800MHZ, 512K, PBGA - Bulk
RJ80530KZ800512S L66D 制造商:Intel 功能描述:MPU Pentium? III Processor-S 32-Bit 0.13um 800MHz 479-Pin uFCBGA
RJ80530KZ800512S L6HC 制造商:Intel 功能描述:MPU Pentium? III Processor-S 0.13um 800MHz 479-Pin uFCBGA