- 您现在的位置：买卖IC网 > PDF目录69322 > RJ80530GZ933512 (INTEL CORP) 32-BIT, 933 MHz, MICROPROCESSOR, PBGA479 PDF资料下载
参数资料
| 型号： | RJ80530GZ933512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 933 MHz, MICROPROCESSOR, PBGA479 |
| 封装： | MICRO, FCBGA-479 |
| 文件页数： | 6/92页 |
| 文件大小： | 1750K |
| 代理商： | RJ80530GZ933512 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
Mobile Intel
Pentium III Processor-M Datasheet
14
Datasheet
298340-003
2.1.6
Signal Differences Between the Mobile Pentium III Processor
(in BGA2 and Micro-PGA2 Packages) and the Mobile Intel
Pentium III Processor-M
A list of new and changed signals is shown in Table 1.
Table 1. New and Revised Mobile Intel Pentium III Processor-M Signals
Signals
Function
BCLK, BCLK#
Differential host clk signals.
CLKREF
Host Clock reference signal in Single Ended Clocking mode.
BSEL[1:0]
Signals are output only instead of I/O. Please refer to the Appendix for details.
DPSLP#
Deep Sleep pin (replaces SLP# pin on the Pentium III processor).
NCTRL
AGTL output buffer pull down impedance control.
VID[4:0]
Voltage Identification (different implementation from Pentium III processor). Please refer to
Section 3.2.3 for details.
VTTPWRGD
Power Good signal for VCCT, which indicates that, the VID signals are stable. Please refer to
Figure 3 for VTTPWRGD system level connections.
2.2
Power Management
2.2.1
Clock Control Architecture
The Mobile Pentium III Processor-M clock control architecture (Figure 1) has been optimized for
leading edge mobile computer designs. The clock control architecture consists of six different clock
states: Normal, Auto Halt, Quick Start, HALT/Grant Snoop, Deep Sleep, and Deeper Sleep states. The
Auto Halt state provides a low-power clock state that can be controlled through the software execution
of the HLT instruction. The Quick Start state provides a very low power and low exit latency clock
state that can be used for hardware controlled “idle” computer states. The Deep Sleep and Deeper
Sleep states provide extremely low-power states that can be used for “Power-On-Suspend” computer
states, which is an alternative to shutting off the processor’s power. The exit latency of the Deep Sleep
state is 30
sec in the Mobile Pentium III Processor-M. Performing state transitions not shown in
Figure 1 is neither recommended nor supported. Table 2 provides the clock state characteristics, which
are described in detail in the following sections.
2.2.2
Normal State
The Normal state of the processor is the normal operating mode where the processor’s core clock is
running and the processor is actively executing instructions.
2.2.3
Auto Halt State
This is a low-power mode entered by the processor through the execution of the HLT instruction. A
transition to the Normal state is made by a halt break event (one of the following signals going active:
NMI, INTR, BINIT#, INIT#, RESET#, FLUSH#, or SMI#).
相关PDF资料 |
PDF描述 |
|---|---|
| RJ80536VC001512M | 1000 MHz, MICROPROCESSOR, PBGA479 |
| RJ80536NC0211M | 1500 MHz, MICROPROCESSOR, PBGA479 |
| RK80530KZ006512 | 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA370 |
| RK80530KZ017512 | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370 |
| RK80532EC056512 | 2400 MHz, MICROPROCESSOR, CPGA604 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530KZ001512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| RJ80530KZ001512S L6QU | 制造商:Intel 功能描述:32BIT MPU 80530KZ001512 1.00G |
| RJ80530KZ800512 | 制造商:Rochester Electronics LLC 功能描述:PIII PROCESSOR LV, 800MHZ, 512K, PBGA - Bulk |
| RJ80530KZ800512S L66D | 制造商:Intel 功能描述:MPU Pentium? III Processor-S 32-Bit 0.13um 800MHz 479-Pin uFCBGA |
| RJ80530KZ800512S L6HC | 制造商:Intel 功能描述:MPU Pentium? III Processor-S 0.13um 800MHz 479-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。