- 您现在的位置：买卖IC网 > PDF目录69322 > RJ80530GZ933512 (INTEL CORP) 32-BIT, 933 MHz, MICROPROCESSOR, PBGA479 PDF资料下载
参数资料
| 型号： | RJ80530GZ933512 |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, 933 MHz, MICROPROCESSOR, PBGA479 |
| 封装： | MICRO, FCBGA-479 |
| 文件页数： | 80/92页 |
| 文件大小： | 1750K |
| 代理商： | RJ80530GZ933512 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页当前第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页
Mobile Intel
Pentium III Processor-M Datasheet
298340-003
Datasheet
81
Table 44. BSEL[1:0] Encoding
BSEL[1:0]
System Bus Frequency
01
100 MHz
11
133 MHz
CLKREF (Analog)
The CLKREF (System Bus Clock Reference) signal provides a reference voltage to define the trip
point for the BCLK signal on platforms supporting Single Ended Clocking. This signal should be
connected to a resistor divider to generate 1.25V from the 2.5-V supply. A minimum of 1-F
decoupling capacitance is recommended on CLKREF. On systems with Differential Clocking, the
CLKREF pin functions as the BCLK# input.
CMOSREF (Analog)
The CMOSREF (CMOS Reference Voltage) signal provides a DC level reference voltage for the
CMOS input buffers. CMOSREF must be generated from a stable 1.5-V supply (82830 chipset
family), 2.5V (440MX chipset family) and must meet the VCMOSREF specification. The same 1.5V
(82830 chipset family) or 2.5V (82440MX chipset family) supply should be used to power the chipset
CMOS I/O buffers that drive the CMOS signals. The Thevenin equivalent impedance of the
VCMOSREF generation circuits must be less than 0.5 K/1 K (i.e., top resistor 500, bottom
resistor 1 K) for the 82830 chipset family. The equivalent impedance of the VCMOSREF generation
circuits must be less than 0.75 K/0.5 K (i.e., top resistor 750, bottom resistor 500) for 440MX
chipset family. Please refer to the platform design guidelines for other resistor divider
recommendations.
D[63:0]# (I/O - AGTL)
The D[63:0]# (Data) signals are the data signals. These signals provide a 64-bit data path between both
system bus agents, and must be connected to the appropriate pins/balls on both agents. The data driver
asserts DRDY# to indicate a valid data transfer.
DBSY# (I/O - AGTL)
The DBSY# (Data Bus Busy) signal is asserted by the agent responsible for driving data on the system
bus to indicate that the data bus is in use. The data bus is released after DBSY# is deasserted. This
signal must be connected to the appropriate pins/balls on both agents on the system bus.
DEFER# (I - AGTL)
The DEFER# (Defer) signal is asserted by an agent to indicate that the transaction cannot be
guaranteed in-order completion. Assertion of DEFER# is normally the responsibility of the addressed
memory agent or I/O agent. This signal must be connected to the appropriate pins/balls on both agents
on the system bus.
DEP[7:0]# (I/O - AGTL)
The DEP[7:0]# (Data Bus ECC Protection) signals provide optional ECC protection for the data bus.
They are driven by the agent responsible for driving D[63:0]#, and must be connected to the
appropriate pins/balls on both agents on the system bus if they are used. During power-on
configuration, DEP[7:0]# signals can be enabled for ECC checking or disabled for no checking.
相关PDF资料 |
PDF描述 |
|---|---|
| RJ80536VC001512M | 1000 MHz, MICROPROCESSOR, PBGA479 |
| RJ80536NC0211M | 1500 MHz, MICROPROCESSOR, PBGA479 |
| RK80530KZ006512 | 32-BIT, 1133 MHz, MICROPROCESSOR, CPGA370 |
| RK80530KZ017512 | 32-BIT, 1400 MHz, MICROPROCESSOR, CPGA370 |
| RK80532EC056512 | 2400 MHz, MICROPROCESSOR, CPGA604 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| RJ80530KZ001512 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Intel 功能描述: |
| RJ80530KZ001512S L6QU | 制造商:Intel 功能描述:32BIT MPU 80530KZ001512 1.00G |
| RJ80530KZ800512 | 制造商:Rochester Electronics LLC 功能描述:PIII PROCESSOR LV, 800MHZ, 512K, PBGA - Bulk |
| RJ80530KZ800512S L66D | 制造商:Intel 功能描述:MPU Pentium? III Processor-S 32-Bit 0.13um 800MHz 479-Pin uFCBGA |
| RJ80530KZ800512S L6HC | 制造商:Intel 功能描述:MPU Pentium? III Processor-S 0.13um 800MHz 479-Pin uFCBGA |
发布紧急采购，3分钟左右您将得到回复。