26
Intel Xeon Processor with 533 MHz Front Side Bus at 2 GHz to 3.20 GHz
NOTES:.
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. All outputs are open drain
3. TAP signal group must meet the system signal quality specification in Chapter 3.0.
4. Refer to the Intel Xeon Processor with 533 MHz Front Side Bus Signal Integrity Models for I/V
characteristics.
5. The VCC referred to in these specifications refers to instantaneous VCC.
6. The maximum output current is based on maximum current handling capability of the buffer and is not
specified into the test load.
7. VOL_MAX of 0.300V is guaranteed when driving a test load.
8. VHYS represents the amount of hysteresis, nominally centered about 0.5*VCC, for all TAP inputs.
9. Leakage to VCC with Pin held at 300 mV.
10.Leakage to VSS with pin held at VCC.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. All outputs are open drain
3. VIH is defined as the minimum voltage level at a receiving agent that will be interpreted as a logical high
value.
4. VIL is defined as the maximum voltage level at a receiving agent that will be interpreted as a logical low value.
5. VIH and VOH may experience excursions above VCC. However, input signal drivers must comply with the
signal quality specifications in Chapter 3.0.
6. Refer to the IntelXeonProcessor with 533 MHz Front Side Bus Signal Integrity Models for I/V
characteristics.
7. The VCC referred to in these specifications refers to instantaneous VCC.
8. The maximum output current is based on maximum current handling capability of the buffer and is not
specified into the test load.
9. VOL_MAX of 0.450 V is guaranteed when driving into a test load as indicated in Figure 5, with RTT enabled.
10. Leakage to VCC with Pin held at 300 mV.
11.Leakage to VSS with pin held at VCC.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. These parameters are based on design characterization and are not tested.
Table 11. BSEL[1:0] and VID[4:0] DC Specifications
RON
Buffer On Resistance
8.75
13.75
4
Table 10. Asynchronous GTL+ Signal Group DC Specifications
Symbol
Parameter
Min
Max
Unit
Notes1, 7
VIH
Input High Voltage
1.10 * GTLREF
VCC
V
3, 5, 7
VIL
Input Low Voltage
0.0
0.90 * GTLREF
V
4, 6
VOH
Output High Voltage
N/A
VCC
V
2, 5, 7
IOL
Output Low Current
50
mA
8,9
IHI
Pin Leakage High
N/A
100
A
11
ILO
Pin Leakage Low
N/A
500
A
10
RON
Buffer On Resistance
7
11
6
Symbol
Parameter
Min
Max
Unit
Notes1
Ron (BSEL)
Buffer On
Resistance
9.2
14.3
2
Ron
(VID)
Buffer On
Resistance
7.8
12.8
2
IHI
Pin Leakage Hi
N/A
100
A
3